ST10F276S-4T3 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
View to exact match
ST10F276S-4T3 Datasheet PDF : 235 Pages
| |||
Pin data
ST10F276E
Table 1. Pin description (continued)
Symbol
Pin Type
Function
85-92
Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or
output via direction bit. Programming an I/O pin as input forces the
corresponding output driver to high impedance state. The input threshold is
I/O selectable (TTL or CMOS). Port 4.4, 4.5, 4.6 and 4.7 outputs can be configured
as push-pull or open drain drivers.
In case of an external bus configuration, Port 4 can be used to output the
segment address lines:
85
O P4.0 A16
86
O P4.1 A17
87
O P4.2 A18
88
O P4.3 A19
89
O P4.4 A20
Segment address line
Segment address line
Segment address line
Segment address line
Segment address line
P4.0 –P4.7
I
CAN2_RxD CAN2: receive data input
I/O
SCL
I2C Interface: serial clock
90
O P4.5 A21
Segment address line
I
CAN1_RxD CAN1: receive data input
I
CAN2_RxD CAN2: receive data input
91
O P4.6 A22
Segment address line
O
CAN1_TxD CAN1: transmit data output
O
CAN2_TxD CAN2: transmit data output
92
O P4.7 A23
Most significant segment address line
RD
WR/WRL
READY/
READY
O
CAN2_TxD CAN2: transmit data output
I/O
SDA
I2C Interface: serial data
95
O
External memory read strobe. RD is activated for every external instruction or
data read access.
External memory write strobe. In WR-mode this pin is activated for every
96
O
external data write access. In WRL mode this pin is activated for low byte data
write accesses on a 16-bit bus, and for every data write access on an 8-bit bus.
See WRCFG in the SYSCON register for mode selection.
Ready input. The active level is programmable. When the ready function is
97
I
enabled, the selected inactive level at this pin, during an external memory
access, will force the insertion of waitstate cycles until the pin returns to the
selected active level.
ALE
98
O
Address latch enable output. In case of use of external addressing or of
multiplexed mode, this signal is the latch command of the address lines.
20/235
Doc ID 12303 Rev 3
|
|
Share Link: 