datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

GMS81604 View Datasheet(PDF) - Hyundai Micro Electronics

Part Name
Description
View to exact match
GMS81604 Datasheet PDF : 79 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
LG Semicon
GMS81604/08
Data Memory
Figure 9 shows the internal Data Memory space avail-
able. Data Memory are divided into three groups, a
user RAM, control registers and Stack.
00H
DATA
MEMORY
(RAM)
BFH
C0H
FFH
100H
13FH
CONTROL
REGISTERS
STACK
AREA
256 BYTES
Figure 9. Data Memory
Internal Data Memory addresses are always one byte
wide, which implies an address space of 256 bytes
including the stack area. To access above FFH, G-flag
should be set to "1" before, because after MCU reset,
G-flag is "0".
The stack pointer should be initialized within 00H to
3FH by software because of implemented area of
internal data memory.
The control registers are used by the CPU and Periph-
eral functions for controlling the desired operation of
the device.
Therefore these registers contain control and status
bits for the interrupt system, the timer/ counters, analog
to digital converters, I/O ports. The control registers
are in address C0H to FFH.
Note that unoccupied addresses may not be imple-
mented on the chip. Read accesses to these addresses
will in general return random data, and write accesses
will have an indeterminate effect.
More detail informations of each register are explained
in each peripheral sections.
Caution:
Write only registers can not be accessed by bit
manipulation instruction.
Address
Symbol
R/W
C0H
C1H
C2H
C3H
C8H
C9H
CAH
CBH
CCH
CDH
D0H
D1H
D3H2)
D3H2)
E0H
E2H
E3H
E4H
E5H
E6H
E7H
E8H
E9H
ECH
EDH
F4H
F5H
F6H
F7H
F8H
R0
R0DD
R1
R1DD
R4
R4DD
R5
R5DD
R6
R6DD
PMR4
PMR5
BITR
CKCTLR
WDTR
TM0
TM2
+ Note 3
+ Note 3
+ Note 3
+ Note 3
ADCM
ADR
BUR
PFDR
IENL
IRQL
IENH
IRQH
IEDS
R/W
W1)
R/W
W 1)
R/W
W 1)
R/W
W 1)
R/W
W 1)
W 1)
W 1)
R
W 1)
W 1)
R/W
R/W
R/W
R/W
R/W
R/W
R/W 4)
R
W 1)
R/W
R/W
R/W
R/W
R/W
W 1)
Legend - = Unimplemented locations.
X= Undefined value.
Power-on
Reset Value
X
00000000
X
00000000
X
00000000
X
--0---00
X
00000000
00000000
--0-----
00000000
--010111
-0111111
00000000
00000000
X
X
X
X
--000001
X
X
-----100
000-----
000-----
00000000
00000000
00000000
NOTES:
1) The all write only registers can not be accessed by bit
manipulation instruction.
2) The register BITR and CKCTLR are located at same address.
Address D3H is read as BITR, as written to CKCTLR.
3) Several names are given at same address. Refer to below
table.
Address
E4H
E5H
E6H
E7H
When read
Timer mode
Capture Mode
T0
CDR0
T1
CDR1
T2
CDR2
T3
CDR3
4) Only bit 0 of ADCM can be read.
When write
TDR0
TDR1
TDR2
TDR3
21
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]