datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ATMEGA8515-16PC(2010) View Datasheet(PDF) - Atmel Corporation

Part Name
Description
View to exact match
ATMEGA8515-16PC
(Rev.:2010)
Atmel
Atmel Corporation Atmel
ATMEGA8515-16PC Datasheet PDF : 257 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
ATmega8515(L)
Table 20. WDT Configuration as a Function of the Fuse Settings of S8515C and
WDTON.
S8515C
WDTON
WDT
Safety Initial
Level State
How to Disable
the WDT
How to
Change Time-
out
Unprogrammed Unprogrammed
1
Disabled Timed sequence Timed
sequence
Unprogrammed Programmed
2
Enabled Always enabled Timed
sequence
Programmed
Unprogrammed
0
Disabled Timed sequence No restriction
Programmed Programmed
2
Enabled Always enabled Timed
sequence
Figure 28. Watchdog Timer
WATCHDOG
OSCILLATOR
Watchdog Timer Control
Register – WDTCR
Bit
7
6
5
4
3
2
1
0
WDCE WDE WDP2 WDP1 WDP0 WDTCR
Read/Write
R
R
R
R/W
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0
• Bits 7..5 – Res: Reserved Bits
These bits are reserved bits in the ATmega8515 and will always read as zero.
• Bit 4 – WDCE: Watchdog Change Enable
This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog
will not be disabled. Once written to one, hardware will clear this bit after four clock
cycles. Refer to the description of the WDE bit for a Watchdog disable procedure. In
Safety Levels 1 and 2, this bit must also be set when changing the prescaler bits. See
“Timed Sequences for Changing the Configuration of the Watchdog Timer” on page 53.
• Bit 3 – WDE: Watchdog Enable
When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is
written to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared
if the WDCE bit has logic level one. To disable an enabled Watchdog Timer, the follow-
ing procedure must be followed:
51
2512K–AVR–01/10
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]