datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADC08060CIMT/NOPB View Datasheet(PDF) - Texas Instruments

Part NameDescriptionManufacturer
ADC08060CIMT/NOPB 8-Bit, 20 MSPS to 60 MSPS, 1.3 m W/MSPS A/D Converter with Internal Sampleand-Hold TI
Texas Instruments TI
ADC08060CIMT/NOPB Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADC08060
www.ti.com
SNAS120H – OCTOBER 2000 – REVISED MARCH 2013
Converter Electrical Characteristics (continued)
The following specifications apply for VA = DR VD = +3.0VDC, VRT = +1.9V, VRB = 0.3V, CL = 10 pF, fCLK = 60 MHz at 50% duty
cycle. Boldface limits apply for TJ = TMIN to TMAX: all other limits TA = 25°C (1)(2)(3)
Symbol
Parameter
Conditions
Typical (4) Limits (4)
Units
(Limits)
POWER SUPPLY CHARACTERISTICS
IA
DR ID
Analog Supply Current
Output Driver Supply Current
DC Input
fIN = 10 MHz, VIN = 3 dBFS
DC Input
fIN = 10 MHz, VIN = 3 dBFS (5)
DC Input
25
31
mA (max)
25
mA
0.3
1
mA (max)
4.4
mA
25.3
32
mA (max)
IA + DRID Total Operating Current
fIN = 10 MHz, VIN = 3 dBFS, PD = Low
CLK Low, PD = Hi
29.4
0.2
mA (max)
DC Input
76
96
mW (max)
PC
Power Consumption
fIN = 10 MHz, VIN = 3 dBFS, PD = Low
88
mW
CLK Low, PD = Hi
0.6
mW
PSRR1 Power Supply Rejection Ratio
FSE change with 2.7V to 3.3V change in VA
54
dB
PSRR2 Power Supply Rejection Ratio
SNR change with 200 mV at 200 kHz on
supply
45
dB
AC ELECTRICAL CHARACTERISTICS
fC1
Maximum Conversion Rate
fC2
Minimum Conversion Rate
tCL
Minimum Clock Low Time
tCH
Minimum Clock High Time
tOH
Output Hold Time
tOD
Output Delay
Pipeline Delay (Latency)
CLK Rise to Data Invalid
CLK Rise to Data Valid
70
60
MHz (min)
20
MHz
6.7
ns (min)
6.7
ns (min)
4.4
ns
8.2
12
ns (max)
2.5
Clock Cycles
tAD
Sampling (Aperture) Delay
CLK Fall to Acquisition of Data
1.5
tAJ
Aperture Jitter
2
ns
ps rms
(5) IDR is the current consumed by the switching of the output drivers and is primarily determined by the load capacitance on the output
pins, the supply voltage, VDR, and the rate at which the outputs are switching (which is signal dependent), IDR = VDR (CO x fO + C1 x f1
+ … + C71 x f7) where VDR is the output driver power supply voltage, Cn is the total capacitance on any given output pin, and fn is the
average frequency at which that pin is toggling.
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: ADC08060
Submit Documentation Feedback
7
Direct download click here
 

Share Link : TI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]