datasheetbank_Logo     Технический паспорт Поисковая и бесплатно техническое описание Скачать

ADC08060 Просмотр технического описания (PDF) - Texas Instruments

Номер в каталогеКомпоненты Описаниепроизводитель
ADC08060 8-Bit, 20 MSPS to 60 MSPS, 1.3 m W/MSPS A/D Converter with Internal Sampleand-Hold TI
Texas Instruments TI
ADC08060 Datasheet PDF : 28 Pages
First Prev 21 22 23 24 25 26 27 28
ADC08060
SNAS120H – OCTOBER 2000 – REVISED MARCH 2013
www.ti.com
Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must
charge for each conversion, the more instantaneous digital current is required from DR VD and DR GND. These
large charging current spikes can couple into the analog section, degrading dynamic performance. Buffering the
digital data outputs (with a 74F541, for example) may be necessary if the data bus capacitance exceeds 10 pF.
Dynamic performance can also be improved by adding 100series resistors at each digital output, reducing the
energy coupled back into the converter input pins.
Using an inadequate amplifier to drive the analog input. As explained in THE ANALOG INPUT, the
capacitance seen at the input alternates between 3 pF and 4 pF with the clock. This dynamic capacitance is
more difficult to drive than is a fixed capacitance, and should be considered when choosing a driving device. The
LMH6702 has been found to be a good device for driving the ADC08060.
Driving the VRT pin or the VRB pin with devices that can not source or sink the current required by the
ladder.As mentioned in REFERENCE INPUTS, care should be taken to see that any driving devices can source
sufficient current into the VRT pin and sink sufficient current from the VRB pin. If these pins are not driven with
devices than can handle the required current, these reference pins will not be stable, resulting in a reduction of
dynamic performance.
Using a clock source with excessive jitter, using an excessively long clock signal trace, or having other
signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive
output noise and a reduction in SNR performance. The use of simple gates with RC timing is generally
inadequate as a clock source.
22
Submit Documentation Feedback
Product Folder Links: ADC08060
Copyright © 2000–2013, Texas Instruments Incorporated
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ политика конфиденциальности ] [ Запрос Даташит ]