datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD2S1210WDSTZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD2S1210WDSTZ Datasheet PDF : 36 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
AD2S1210
Clearing the Fault Register
The LOT pin and/or the DOS pin of the AD2S1210 are taken
low to indicate that a fault has been detected. The AD2S1210 is
capable of detecting eight separate fault conditions. To determine
which condition triggered the fault indication, the user is required
to enter configuration mode and read the fault register. To reset
the fault indicators, an additional SAMPLE pulse is required.
This ensures that any faults that may occur between the initial
sampling and subsequent reading of the fault register are captured.
Therefore, to read and clear the fault register, the following
sequence of events is required:
1. A high-to-low transition of the SAMPLE input.
2. The SAMPLE input should be held low for t16 ns and then
can be returned high.
3. The AD2S1210 should be put into configuration mode,
that is, A0 and A1 are both set to logic high.
4. The fault register should be read as described in the
Reading from the AD2S1210 in Configuration Mode
section.
5. A second high-to-low transition of the SAMPLE input
clears the fault indications on the DOS and/or LOT pins.
6. Note that in the event of a persistent fault, the fault indica-
tors are reasserted within the specified fault time latency.
Figure 31 shows the timing specifications to follow when
clearing the fault register.
Note that the last valid register address written to the AD2S1210
prior to exiting configuration mode is again valid when reentering
configuration mode. It is therefore recommended that when
initial configuration of the AD2S1210 is complete, the fault address
should be written to the AD2S1210 before leaving configuration
mode. This simplifies the reading and clearing of the fault register
in normal operation because it is now possible to access the
position, velocity, and fault information by toggling the A0 and
A1 pins without requiring additional register addressing.
CLKIN
A0, A1
CS
WR
DB0 TO DB7
fCLKIN
t1
t2
t3
ADDRESS
t6
t5
t8
t2
t7
t3
t4
t4
DATA
t1
t2
t9
ADDRESS
NOTES
1. DON’T CARE.
2. RD SHOULD BE HELD HIGH WHEN WRITING TO THE AD2S1210.
Figure 28. Parallel Port Write Timing—Configuration Mode
Rev. 0 | Page 25 of 36
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]