W25Q32FVSSIP View Datasheet(PDF) - Winbond

Part Name

Description

View to exact match

W25Q32FVSSIP

3V 32M-Bit Serial Flash Memory

Winbond 

W25Q32FV

During volatile Status Register write operation (50h combined with 01h/31h/11h), after /CS is driven high,

the Status Register bits will be refreshed to the new values within the time period of tSHSL2 (See AC

Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period.

The Write Status Register instruction can be used in both SPI mode and QPI mode. However, the QE bit

cannot be written to when the device is in the QPI mode, because QE=1 is required for the device to

enter and operate in the QPI mode.

Refer to section 7.1 for Status Register descriptions.

Figure 9a. Write Status Register-1/2/3 Instruction (SPI Mode)

Figure 9b. Write Status Register-1/2/3 Instruction (QPI Mode)

- 32 -

Publication Release Date: Sept 16,, 2013

Revision H

Share Link: