datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

W25Q80DVZPI View Datasheet(PDF) - Winbond

Part NameDescriptionManufacturer
W25Q80DVZPI 3V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI Winbond
Winbond Winbond
W25Q80DVZPI Datasheet PDF : 71 Pages
First Prev 51 52 53 54 55 56 57 58 59 60 Next Last
W25Q80DV
Erase Security Registers (44h)
The W25Q80DV offers three 256-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other
important information separately from the main memory array.
The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable
instruction must be executed before the device will accept the Erase Security Register Instruction
(Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting
the instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the four security
registers.
ADDRESS
Security Register #1
Security Register #2
Security Register #3
A23-16
00h
00h
00h
A15-12
0001
0010
0011
A11-8
0000
0000
0000
A7-0
Don’t Care
Don’t Care
Don’t Care
The Erase Security Register instruction sequence is shown in figure 35. The /CS pin must be driven
high after the eighth bit of the last byte has been latched. If this is not done the instruction will not be
executed. After /CS is driven high, the self-timed Erase Security Register operation will commence for
a time duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress,
the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The
BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is
ready to accept other instructions again. After the Erase Security Register cycle has finished the Write
Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-1)
in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1,
the corresponding security register will be permanently locked, Erase Security Register instruction to
that register will be ignored (See 8.1.9 for detail descriptions).
Instruction (44h)
Figure 35. Erase Security Registers Instruction Sequence
- 51 -
Publication Release Date:July 21, 2015
Prelimry-Revision G
Direct download click here
 

Share Link : Winbond
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]