datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

W25Q80DVZPI View Datasheet(PDF) - Winbond

Part NameDescriptionManufacturer
W25Q80DVZPI 3V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI Winbond
Winbond Winbond
W25Q80DVZPI Datasheet PDF : 71 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
W25Q80DV
Chip Erase (C7h / 60h)
The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write
Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “C7h” or 60h. The Chip Erase instruction sequence is shown in figure 24.
The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase
instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will
commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress,
the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The
BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to
accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL)
bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is
protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits (see Status Register Memory
Protection table).
Figure 24. Chip Erase Instruction
- 39 -
Publication Release Date:July 21, 2015
Prelimry-Revision G
Direct download click here
 

Share Link : Winbond
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]