datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

25Q80DVAIG View Datasheet(PDF) - Winbond

Part Name
Description
View to exact match
25Q80DVAIG Datasheet PDF : 71 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
W25Q80DV
8.3 Instruction Set Table 2 (Dual SPI Instructions)
INSTRUCTION NAME BYTE 1 BYTE 2
BYTE 3
CLOCK NUMBER
(0 7)
(8 15)
(16 23)
BYTE 4
(24 31)
Fast Read Dual Output
Fast Read Dual I/O
3Bh
BBh
A23-A16
A23-A8(6)
A15-A8
A7-A0, M7-M0
(6)(8)(11)
A7-A0
(D7-D0, )(7)
Manufacturer/Device ID by
Dual I/O(4)
92h
A23-A8(6)
A7-A0, M7-M0
(6)(8)(11)
(MF7-MF0,
ID7-ID0)
BYTE 5
(32 39)
dummy
BYTE 6
(40 47)
(D7-D0, )(7)
8.4 Instruction Set Table 3 (Quad SPI Instructions)
INSTRUCTION NAME BYTE 1 BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
CLOCK NUMBER
(0 7)
(8 15)
(16 23)
(24 31)
(32 39)
(40 47)
Quad Page Program
32h
A23-A16
A15-A8
A7-A0
D7-D0, (9)
D7-D0, (3)
Fast Read Quad Output
6Bh
A23-A16
A15-A8
A7-A0
dummy
(D7-D0, )(9)
Fast Read Quad I/O
EBh
A23-A0,
M7-M0(8)(11)
(xxxx, D7-D0)(10) (D7-D0, )(9)
Set Burst with Wrap
xxxxxx,
77h
W6-W4(8)
Manufacture/Device ID by
94h
Quad I/O(4)
A23-A0,
M7-M0(8)(11)
xxxx, (MF7-MF0,
ID7-ID0)
(MF7-MF0,
ID7-ID0, …)
Notes:
1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis “( )” indicate data
output from the device on either 1, 2 or 4 IO pins.
2. The Status Register contents and Device ID will repeat continuously until /CS terminates the instruction.
3. At least one byte of data input is required for Page Program, Quad Page Program and Program Security
Registers, up to 256 bytes of data input. If more than 256 bytes of data are sent to the device, the
addressing will wrap to the beginning of the page and overwrite previously sent data.
4. Write Status Register-1 (01h) can also be used to program Status Register-1&2, see section 8.2.5.
5. Security Register Address:
Security Register 1: A23-16 = 00h; A15-8 = 10h; A7-0 = byte address
Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address
Security Register 3: A23-16 = 00h; A15-8 = 30h; A7-0 = byte address
6. Dual SPI address input format:
IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0
IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1
7. Dual SPI data output format:
IO0 = (D6, D4, D2, D0)
IO1 = (D7, D5, D3, D1)
8. Quad SPI address input format:
IO0 = A20, A16, A12, A8, A4, A0, M4, M0
IO1 = A21, A17, A13, A9, A5, A1, M5, M1
IO2 = A22, A18, A14, A10, A6, A2, M6, M2
IO3 = A23, A19, A15, A11, A7, A3, M7, M3
Set Burst with Wrap input format:
IO0 = x, x, x, x, x, x, W4, x
IO1 = x, x, x, x, x, x, W5, x
IO2 = x, x, x, x, x, x, W6, x
IO3 = x, x, x, x, x, x, x, x
- 20 -
Publication Release Date:July 21, 2015
Prelimry-Revision G
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]