datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

M4-32/32-14JI View Datasheet(PDF) - Lattice Semiconductor

Part NameM4-32/32-14JI Lattice
Lattice Semiconductor Lattice
DescriptionHigh-performance E2CMOS in-system programmable logic, 5-V VCC, 32 macrocells, 32 I/Os, 12ns
M4-32/32-14JI Datasheet PDF : 62 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
CAPACITANCE 1
Parameter Symbol
CIN
CI/O
Parameter Description
Input capacitance
Output capacitance
Test Conditions
Typ
Unit
VIN=2.0 V
VOUT=2.0V
3.3 V or 5 V, 25°C, 1 MHz
6
pF
3.3 V or 5 V, 25°C, 1 MHz
8
pF
Note:
1. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified
where this parameter may be affected.
ICC vs. FREQUENCY
These curves represent the typical power consumption for a particular device at system
frequency. The selected “typical” pattern is a 16-bit up-down counter. This pattern fills the
device and exercises every macrocell. Maximum frequency shown uses internal feedback and
a D-type register. Power/Speed are optimized to obtain the highest counter frequency and the
lowest power. The highest frequency (LSBs) is placed in common PAL blocks, which are set to
high power. The lowest frequency signals (MSBs) are placed in a common PAL block and set to
lowest power.
350
VCC = 5 V or 3.3 V, TA = 25 °C
M4(LV)-256/128
300
250
M4(LV)-192/96
200
M4(LV)-128/64
150
M4(LV)-96/48
100
M4(LV)-64/32
M4(LV)-32/32
50
0
Frequency (MHz)
Figure 19. ICC Curves at High Power Mode
17466G-066
17466G-044
46
MACH 4 Family
Direct download click here
 

FEATURES
◆ High-performance, E2CMOS 3.3-V & 5-V CPLD families
◆ Flexible architecture for rapid logic designs
    - Excellent First-Time-FitTM and refit feature
    - SpeedLocking performance for guaranteed fixed timing
    - Central, input and output switch matrices for 100% routability and 100% pin-out retention
◆ High speed
    - 7.5ns tPD Commercial and 10ns tPD Industrial
    - 111.1MHz fCNT
◆ 32 to 256 macrocells; 32 to 384 registers
◆ 44 to 256 pins in PLCC, PQFP, TQFP and BGA packages
◆ Flexible architecture for a wide range of design styles
    - D/T registers and latches
    - Synchronous or asynchronous mode
    - Dedicated input registers
    - Programmable polarity
    - Reset/ preset swapping

Share Link : Lattice
@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]