datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

M4-32/32-10VI48 View Datasheet(PDF) - Lattice Semiconductor

Part Name
Description
View to exact match
M4-32/32-10VI48 Datasheet PDF : 62 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
a. Basic cluster with XOR
b. Extended cluster, active high
c. Extended cluster, active low
0
d. Basic cluster routed away;
single-product-term, active high
e. Extended cluster routed away
Figure 3. Logic Allocator Configurations: Synchronous Mode
17466G-007
a. Basic cluster with XOR
b. Extended cluster, active high
c. Extended cluster, active low
0
d. Basic cluster routed away;
single-product-term, active high
e. Extended cluster routed away
Figure 4. Logic Allocator Configurations: Asynchronous Mode
17466G-008
Note that the configuration of the logic allocator has absolutely no impact on the speed of the
signal. All configurations have the same delay. This means that designers do not have to decide
between optimizing resources or speed; both can be optimized.
If not used in the cluster, the extra product term can act in conjunction with the basic cluster to
provide XOR logic for such functions as data comparison, or it can work with the D-,T-type flip-
flop to provide for J-K, and S-R register operation. In addition, if the basic cluster is routed to
another macrocell, the extra product term is still available for logic. In this case, the first XOR
input will be a logic 0. This circuit has the flexibility to route product terms elsewhere without
giving up the use of the macrocell.
Product term clusters do not “wrap” around a PAL block. This means that the macrocells at the
ends of the block have fewer product terms available.
MACH 4 Family
13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]