datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9144BCPZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9144BCPZ Datasheet PDF : 125 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Data Sheet
AD9144
PHYSICAL
LAYER (PHY)
CROSSBAR
LOGICAL
LAYER
QBD
DAC CORE
SERDIN0±/PHYSICAL LANE 0
SERDIN1±/PHYSICAL LANE 1
SERDIN2±/PHYSICAL LANE 2
SERDIN3±/PHYSICAL LANE 3
SERDIN4±/PHYSICAL LANE 4
SERDIN5±/PHYSICAL LANE 5
SERDIN6±/PHYSICAL LANE 6
SERDIN7±/PHYSICAL LANE 7
PHYSICAL LANES
CROSSBAR
REGISTER
0x308
TO
REGISTER
0x30B
LOGICAL LANE 0/LINK 0 LANE 0
LOGICAL LANE 1/LINK 0 LANE 1
LOGICAL LANE 2/LINK 0 LANE 2
LOGICAL LANE 3/LINK 0 LANE 3
LOGICAL LANE 4/LINK 0 LANE 4
LOGICAL LANE 5/LINK 0 LANE 5
LOGICAL LANE 6/LINK 0 LANE 6
LOGICAL LANE 7/LINK 0 LANE 7
LOGICAL LANES
QUAD-BYTE
DEFRAMER
(QBD0)
DAC0
DAC1
DAC2
DAC3
SERDIN0±/PHYSICAL LANE 0
SERDIN1±/PHYSICAL LANE 1
SERDIN2±/PHYSICAL LANE 2
SERDIN3±/PHYSICAL LANE 3
SERDIN4±/PHYSICAL LANE 4
SERDIN5±/PHYSICAL LANE 5
SERDIN6±/PHYSICAL LANE 6
SERDIN7±/PHYSICAL LANE 7
PHYSICAL LANES
CROSSBAR
REGISTER
0x308
TO
REGISTER
0x30B
LOGICAL LANE 0/LINK 0 LANE 0
LOGICAL LANE 1/LINK 0 LANE 1
LOGICAL LANE 2/LINK 0 LANE 2
LOGICAL LANE 3/LINK 0 LANE 3
LOGICAL LANE 4/LINK 1 LANE 0
LOGICAL LANE 5/LINK 1 LANE 1
LOGICAL LANE 6/LINK 1 LANE 2
LOGICAL LANE 7/LINK 1 LANE 3
LOGICAL LANES
QUAD-BYTE
DEFRAMER 0
(QBD0)
QUAD-BYTE
DEFRAMER 1
(QBD1)
Figure 42. Link Mode Functional Diagram
DAC0
DAC1
DAC2
DAC3
SYNCOUTx±
LANE 0 DESERIALIZED
AND DESCRAMBLED DATA
LANE 0 DATA CLOCK
SERDIN0
FIFO
LANE 7 DESERIALIZED
AND DESCRAMBLED DATA
LANE 7 DATA CLOCK
SERDIN7
FIFO
DATA LINK LAYER
QUAD-BYTE
DEFRAMER
QBD
CROSS
BAR
SWITCH
LANE0 OCTETS
LANE7 OCTETS
SYSREF
PCLK
SPI CONTROL
SYSTEM CLOCK
PHASE DETECT
Figure 43. Data Link Layer Block Diagram
Rev. B | Page 39 of 125
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]