datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9144BCPZRL View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9144BCPZRL Datasheet PDF : 125 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Table 10.
Parameter
I120 to Ground
SERDINx±, VTT, SYNCOUT1±/
SYNCOUT0±, TXENx
OUTx±
SYSREF±
CLK± to Ground
RESET, IRQ, CS, SCLK, SDIO, SDO,
PROTECT_OUTx to Ground
LDO_BYP1
LDO_BYP2
LDO24
Ambient Operating Temperature (TA)
Operating Junction Temperature
Storage Temperature
Rating
−0.3 V to AVDD33 + 0.3 V
−0.3 V to SIOVDD33 + 0.3 V
−0.3 V to AVDD33 + 0.3 V
GND − 0.5 V to +2.5 V
−0.3 V to PVDD12 + 0.3 V
−0.3 V to IOVDD + 0.3 V
−0.3 V to SVDD12 + 0.3 V
−0.3 V to PVDD12 + 0.3 V
−0.3 V to AVDD33 + 0.3 V
−40°C to +85°C
125°C
−65°C to +150°C
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
AD9144
THERMAL RESISTANCE
The exposed pad (EPAD) must be soldered to the ground plane
for the 88-lead LFCSP. The EPAD provides an electrical,
thermal, and mechanical connection to the board.
Typical θJA, θJB, and θJC values are specified for a 4-layer JESD51-7
high effective thermal conductivity test board for leaded
surface-mount packages. θJA is obtained in still air conditions
(JESD51-2). Airflow increases heat dissipation, effectively reducing
θJA. θJB is obtained following double-ring cold plate test conditions
(JESD51-8). θJC is obtained with the test case temperature moni-
tored at the bottom of the exposed pad.
ΨJT and ΨJB are thermal characteristic parameters obtained with
θJA in still air test conditions.
Junction temperature (TJ) can be estimated using the following
equations:
TJ = TT + (ΨJT × P), or
TJ = TB + (ΨJB × P)
where:
TT is the temperature measured at the top of the package.
P is the total device power dissipation.
TB is the temperature measured at the board.
Table 11. Thermal Resistance
Package
θJA
θJB
θJC
ΨJT ΨJB Unit
88-Lead LFCSP1 22.6 5.59 1.17 0.1 5.22 °C/W
1 The exposed pad must be securely connected to the ground plane.
ESD CAUTION
Rev. B | Page 11 of 125
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]