datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

22051AKHC View Datasheet(PDF) - Cadeka Microcircuits LLC.

Part Name
Description
View to exact match
22051AKHC Datasheet PDF : 84 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
PRODUCT SPECIFICATION
TMC22x5yA
Control Register Denitions (continued)
Video Measurement (30)
7
6
Reserved
LGF
5
LGEN
4
3
2
LGEXT
RESERVED
PGG
1
PGEN
0
PGEXT
Reg Bit
30
7
30
6
30
5
Name
Reserved
LGF
LGEN
30
4
30
3
30
2
LGEXT
Reserved
PGG
30
1
PGEN
30
0
PGEXT
Description
Reserved, set to zero.
Line grab flag. Set HIGH when the decoder has grabbed a line, and must be
reset LOW before another line can be grabbed.
Line grab enable. When HIGH, the line grabber is used to freeze the
contents of the line store, at the programmed line and field count. The phase
and frequency of the frozen line are also stored from the DRS, and are
continually used to reset the DDS, once per line, until LGF is set LOW. When
LGEN is LOW, the line freeze is disabled, the internal loops operate normally,
and the line grab signal is used only to gate the pixel grab.
Ext line grab enable. The SET pin is used to produce the line grabber pulse
when HIGH and the internal line decode is used when LGEXT is LOW.
Reserved, set to zero.
Pixel grab gate. When HIGH the pixel grab is gated by the field and line grab
signals to enable one pixel per four fields in NTSC and 8 field in PAL to be
grabbed. This function is disabled if PGEN is set LOW.
Pixel grab enable. When HIGH the 10 bit G/Y, B/U, and R/V data, and the
mixed sync and luma data after the comb filter, and the demodulated (B-Y)
and (R-Y) color difference signals are grabbed once every line at the
programmed pixel grab number. When LOW the contents of the pixel grab
registers are held and the pixel grab pulse is ignored.
Ext pixel grab enable. The SET pin is used to produce the pixel grab pulse
when HIGH and the internal pixel decode is used when PGEXT is LOW.
Video Measurement (31)
7
6
5
4
3
2
1
0
PG7
PG6
PG5
PG4
PG3
PG2
PG1
PG0
Reg Bit
31
7-0
Name
PG7-0
Description
Pixel grab, 8 lsbs. Bottom 8 bits of the pixel grab.
Video Measurement (32)
7
6
5
4
3
2
1
0
LG7
LG6
LG5
LG4
LG3
LG2
LG1
LG0
Reg Bit
32
7-0
Name
LG7-0
Description
Line grab, 8 lsbs. Bottom 8 bits of the line grab.
REV. 1.0.0 2/4/03
33
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]