datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MC145151-2 View Datasheet(PDF) - Freescale Semiconductor

Part Name
Description
View to exact match
MC145151-2
Freescale
Freescale Semiconductor Freescale
MC145151-2 Datasheet PDF : 24 Pages
First Prev 21 22 23 24
Design Considerations
To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency
as a function of voltage at OSCout. (Care should be taken to minimize loading.) The frequency should
increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in
frequency or become unstable with an increase in supply voltage. The operating supply voltage must be
reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the
oscillator start-up time is proportional to the value of R1.
Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have
developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can
prove very helpful.
4.3 Dual-Modulus Prescaling
4.3.1 Overview
The technique of dual-modulus prescaling is well established as a method of achieving high performance
frequency synthesizer operation at high frequencies. Basically, the approach allows relatively
low-frequency programmable counters to be used as high-frequency programmable counters with speed
capability of several hundred MHz. This is possible without the sacrifice in system resolution and
performance that results if a fixed (single-modulus) divider is used for the prescaler.
In dual-modulus prescaling, the lower speed counters must be uniquely configured. Special control logic
is necessary to select the divide value P or P + 1 in the prescaler for the required amount of time (see
modulus control definition).
4.3.2 Design Guidelines
The system total divide value, Ntotal (NT) will be dictated by the application:
frequency into the prescaler
NT= frequency into the phase detector = N P + A
N is the number programmed into the ÷ N counter, A is the number programmed into the ÷ A counter, P
and P + 1 are the two selectable divide ratios available in the dual-modulus prescalers. To have a range of
NT values in sequence, the ÷ A counter is programmed from zero through P - 1 for a particular value N in
the ÷ N counter. N is then incremented to N + 1 and the ÷ A is sequenced from 0 through P - 1 again.
There are minimum and maximum values that can be achieved for NT. These values are a function of P
and the size of the ÷ N and ÷ A counters.
The constraint N A always applies. If Amax = P - 1, then Nmin P - 1. Then NTmin = (P - 1) P + A or
(P - 1) P since A is free to assume the value of 0.
NTmax = Nmax P + Amax
To maximize system frequency capability, the dual-modulus prescaler output must go from low to high
after each group of P or P + 1 input cycles. The prescaler should divide by P when its modulus control line
is high and by P + 1 when its MC is low.
MC145151-2 and MC145152-2 Technical Data, Rev. 5
Freescale Semiconductor
21
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]