datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

H1102 View Datasheet(PDF) - Micrel

Part Name
Description
View to exact match
H1102 Datasheet PDF : 54 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Micrel, Inc.
KSZ8041NL/RNL
Pin Description – KSZ8041NL
Pin Number Pin Name
Type(1) Pin Function
1
GND
Gnd
Ground
2
VDDPLL_1.8
P
1.8V analog VDD
3
VDDA_3.3
P
3.3V analog VDD
4
RX-
I/O
Physical receive or transmit signal (- differential)
5
RX+
I/O
Physical receive or transmit signal (+ differential)
6
TX-
7
TX+
I/O
Physical transmit or receive signal (- differential)
I/O
Physical transmit or receive signal (+ differential)
8
XO
O
Crystal feedback
This pin is used only in MII mode when a 25 MHz crystal is used.
This pin is a no connect if oscillator or external clock source is used, or if RMII mode
is selected.
9
XI /
I
Crystal / Oscillator / External Clock Input
REFCLK
MII Mode:
25MHz +/-50ppm (crystal, oscillator, or external clock)
RMII Mode:
50MHz +/-50ppm (oscillator, or external clock only)
10
REXT
I/O
Set physical transmit output current
Connect a 6.49KΩ resistor in parallel with a 100pF capacitor to ground on this pin.
See KSZ8041NL reference schematics.
11
MDIO
I/O
Management Interface (MII) Data I/O
This pin requires an external 4.7KΩ pull-up resistor.
12
MDC
I
Management Interface (MII) Clock Input
This pin is synchronous to the MDIO data interface.
13
RXD3 /
Ipu/O
MII Mode:
Receive Data Output[3](2) /
PHYAD0
Config Mode: The pull-up/pull-down value is latched as PHYADDR[0] during
power-up / reset. See “Strapping Options” section for details.
14
RXD2 /
Ipd/O
MII Mode:
Receive Data Output[2](2) /
PHYAD1
Config Mode: The pull-up/pull-down value is latched as PHYADDR[1] during
power-up / reset. See “Strapping Options” section for details.
15
RXD1 /
Ipd/O
MII Mode:
Receive Data Output[1](2) /
RXD[1] /
RMII Mode:
Receive Data Output[1](3) /
PHYAD2
Config Mode: The pull-up/pull-down value is latched as PHYADDR[2] during
power-up / reset. See “Strapping Options” section for details.
16
RXD0 /
Ipu/O
MII Mode:
Receive Data Output[0](2) /
RXD[0] /
RMII Mode:
Receive Data Output[0](3) /
DUPLEX
Config Mode: Latched as DUPLEX (register 0h, bit 8) during power-up /
reset. See “Strapping Options” section for details.
17
VDDIO_3.3
P
3.3V digital VDD
18
RXDV /
Ipd/O MII Mode:
Receive Data Valid Output /
CRSDV /
RMII Mode:
Carrier Sense/Receive Data Valid Output /
CONFIG2
Config Mode: The pull-up/pull-down value is latched as CONFIG2 during
power-up / reset. See “Strapping Options” section for details.
19
RXC
O
MII Mode:
Receive Clock Output
September 2010
10
M9999-090910-1.4
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]