datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADM1232ARWZ-REEL View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADM1232ARWZ-REEL Microprocessor Supervisory Circuit ADI
Analog Devices ADI
ADM1232ARWZ-REEL Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADM1232
CIRCUIT INFORMATION
PB RESET
The PB RESET input makes it possible to manually reset a
system using either a standard push-button switch or a logic
low input. An internal debounce circuit provides glitch
immunity when used with a switch, reducing the effects of
glitches on the line. The debounce circuit is guaranteed to cause
the ADM1232 to assert a reset if PB RESET is brought low for
more than 20 ms and is guaranteed to ignore low inputs of less
than 1 ms.
VCC
VCC
TD
ADM1232
STROBE
PB RESET
RESET
GND
TOLERANCE
MICROPROCESSOR
I/O
RESET
Figure 6. Typical Push-Button Reset Application
PB RESET
RESET
RESET
PB RESET TIME
PB RESET
DELAY
VIL
VIH
RESET ACTIVE
TIME
Figure 7. PB RESET
STROBE TIMEOUT SELECTION
TD (time delay) set is used to set the strobe timeout period. The
strobe timeout period is the maximum time between high-to-
low transitions that STROBE accepts before a reset is asserted
(see Figure 8). The strobe timeout settings are listed in Table 5.
Table 5. Strobe Timeout Settings
Condition
Min
Typ
Max
Unit
TD = 0 V
62.5
150
250
ms
TD = Floating 250
600
1000
ms
TD = VCC
500
1200
2000
ms
STROBE
PULSE WIDTH
STROBE
STROBE TIMEOUT PERIOD
Figure 8. STROBE Parameters
5V
VCC
RESET OUTPUT DELAY
WHEN VCC IS FALLING
RESET
4.5V (5% TRIP POINT)
4.25V (10% TRIP POINT)
5V
RESET OUTPUT DELAY
WHEN VCC IS RISING
RESET
Figure 9. Reset Output Delay
TOLERANCE
The TOLERANCE input is used to determine the level at which
VCC can vary below 5 V without the ADM1232 asserting a reset.
Connecting TOLERANCE to GND selects a −5% tolerance level
and causes the ADM1232 to generate a reset if VCC falls below
4.75 V. If TOLERANCE is connected to VCC, a −10% tolerance
level is selected, which causes the ADM1232 to generate a reset
if VCC falls below 4.5 V. See the parameters for the VCC trip point
in the Specifications section for more information.
RESET AND RESET OUTPUTS
RESET is capable of sourcing and sinking current, whereas
RESET is an open-drain MOSFET that sinks current only.
Therefore, it is necessary to pull this output high.
Rev. C | Page 6 of 12
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]