datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADF4001 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADF4001
ADI
Analog Devices ADI
ADF4001 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADF4001–SPECIFICATIONS1
(AVDD = DVDD = 3 V ؎ 10%, 5 V ؎ 10%; AVDD VP 6.0 V ; AGND = DGND =
CPGND = 0 V; RSET = 4.7 k; TA = TMIN to TMAX, unless otherwise noted; dBm referred to 50 .)
Parameter
B Version Unit
Test Conditions/Comments
RF CHARACTERISTICS (3 V)
RF Input Frequency
RF Input Sensitivity
5/165
–10/0
MHz min/max
dBm min/max
See Figure 3 for Input Circuit
RF CHARACTERISTICS (5 V)
RF Input Frequency
10/200
20/200
MHz min/max
MHz min/max
–5/0 dBm min/max
–10/0 dBm min/max
REFIN CHARACTERISTICS
REFIN Input Frequency
REFIN Input Sensitivity2
REFIN Input Capacitance
REFIN Input Current
PHASE DETECTOR
Phase Detector Frequency3
5/104
–5
10
± 100
55
MHz min/max
dBm min
pF max
µA max
MHz max
See Figure 2 for Input Circuit
For f < 5 MHz, Use DC-Coupled Square Wave
(0 to VDD)
AC-Coupled. When DC-Coupled:
0 to VDD Max (CMOS Compatible)
CHARGE PUMP
ICP Sink/Source
High Value
Low Value
Absolute Accuracy
RSET Range
ICP Three-State Leakage Current
Sink and Source Current Matching
ICP vs. VCP
ICP vs. Temperature
LOGIC INPUTS
VINH, Input High Voltage
VINL, Input Low Voltage
IINH/IINL, Input Current
CIN, Input Capacitance
LOGIC OUTPUTS
VOH, Output High Voltage
VOL, Output Low Voltage
POWER SUPPLIES
AVDD
DVDD
VP
IDD4 (AIDD + DIDD)
ADF4001
IP
Low Power Sleep Mode
5
625
2.5
2.7/10
1
2
1.5
2
0.8 × DVDD
0.2 × DVDD
±1
10
DVDD – 0.4
0.4
2.7/5.5
AVDD
AVDD/6.0
5.5
0.4
1
mA typ
µA typ
% typ
ktyp
nA typ
% typ
% typ
% typ
V min
V max
µA max
pF max
V min
V max
V min/V max
V min/V max
mA max
mA max
µA typ
Programmable: See Table V
With RSET = 4.7 k
With RSET = 4.7 k
See Table V
0.5 V VCP VP – 0.5
0.5 V VCP VP – 0.5
VCP = VP/2
IOH = 500 µA
IOL = 500 µA
AVDD VP 6.0 V
4.5 mA typical
TA = 25°C
NOISE CHARACTERISTICS
ADF4001 Phase Noise Floor5
Phase Noise Performance6
200 MHz Output7
Spurious Signals
200 MHz Output7
–161
–153
–99
–90/–95
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc typ/dBc typ
@ 200 kHz PFD Frequency
@ 1 MHz PFD Frequency
@ VCXO Output
@ 1 kHz Offset and 200 kHz PFD Frequency
@ 200 kHz/400 kHz and 200 kHz PFD Frequency
NOTES
1Operating temperature range (B Version) is –40°C to +85°C.
2AVDD = DVDD = 3 V; for AVDD = DVDD = 5 V, use CMOS compatible levels.
3Guaranteed by design. Sample tested to ensure compliance.
4TA = 25°C; AVDD = DVDD = 3 V; RFIN = 100 MHz.
5The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 logN (where N is the N divider value).
6The phase noise is measured with the EVAL-ADF4001EB1 evaluation board and the HP8562E spectrum analyzer.
7fREFIN = 10 MHz; fPFD = 200 kHz; Offset Frequency = 1 kHz; fRF = 200 MHz; N = 1000; Loop B/W = 20 kHz.
Specifications subject to change without notice.
–2–
REV. B
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]