datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD210 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD210 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
AD210
low side of the signal source. This will not work if the source has
another current path to input common or if current flows in the
signal source LO lead. To minimize CMR degradation, keep the
resistor in series with the input LO below a few hundred ohms.
Figure 5 also shows the preferred gain adjustment circuit. The
circuit shows RF of 50 k, and will work for gains of ten or
greater. The adjustment becomes less effective at lower gains
(its effect is halved at G = 2) so that the pot will have to be a
larger fraction of the total RF at low gain. At G = 1 (follower)
the gain cannot be adjusted downward without compromising
input impedance; it is better to adjust gain at the signal source
or after the output.
Figure 6 shows the input adjustment circuit for use when the
input amplifier is configured in the inverting mode. The offset
adjustment nulls the voltage at the summing node. This is pref-
erable to current injection because it is less affected by subse-
quent gain adjustment. Gain adjustment is made in the feedback
and will work for gains from 1 V/V to 100 V/V.
1
0.1"
GRID
CHANNEL OUTPUTS
2
3
POWER
GAIN
RS
VSIG
47.5k
16
5k
17
19
200
18
50k
14
100k
15
OFFSET
+VISS
–VISS
30 29
VOUT
1
AD210
2
+VOSS
3
–VOSS
4
RG RF
RG RF
1
2
CHANNEL INPUTS
RG RF
3
Figure 8. PCB Layout for Multichannel Applications with
Gain
Synchronization: The AD210 is insensitive to the clock of an
adjacent unit, eliminating the need to synchronize the clocks.
However, in rare instances channel to channel pick-up may
occur if input signal wires are bundled together. If this happens,
shielded input cables are recommended.
+15V
Figure 6. Adjustments for Inverting Input
Figure 7 shows how offset adjustments can be made at the out-
put, by offsetting the floating output port. In this circuit, ± 15 V
would be supplied by a separate source. The AD210’s output
amplifier is fixed at unity, therefore, output gain must be made
in a subsequent stage.
16
17
19
18
14
+VISS
15
–VISS
30 29
1
VOUT
AD210
2
200
+VOSS
3
–VOSS
4
50k
0.1µF
100k
OFFSET
+15V
–15V
+15V
Figure 7. Output-Side Offset Adjustment
PCB Layout for Multichannel Applications: The unique
pinout positioning minimizes board space constraints for multi-
channel applications. Figure 8 shows the recommended printed
circuit board layout for a noninverting input configuration with
gain.
PERFORMANCE CHARACTERISTICS
Common-Mode Rejection: Figure 9 shows the common-
mode rejection of the AD210 versus frequency, gain and input
source resistance. For maximum common-mode rejection of
unwanted signals, keep the input source resistance low and care-
fully lay out the input, avoiding excessive stray capacitance at
the input terminals.
180
160
RLO = 0
140
RLO = 500
120
RLO = 0
100
RLO = 10k
80
RLO = 10k
60
G = 100
G=1
40
10 20
50 60 100 200 500 1k 2k 5k 10k
FREQUENCY – Hz
Figure 9. Common-Mode Rejection vs. Frequency
–4–
REV. A
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]