datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74VHCT138ANX View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
74VHCT138ANX
Fairchild
Fairchild Semiconductor Fairchild
74VHCT138ANX Datasheet PDF : 6 Pages
1 2 3 4 5 6
June 1997
Revised April 1999
74VHCT138A
3-to-8 Decoder/Demultiplexer
General Description
The VHCT138A is an advanced high speed CMOS 3-to-8
DECODER fabricated with silicon gate CMOS technology.
It achieves the high speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low
power dissipation.
When the device is enabled, 3 Binary Select inputs (A0, A1
and A2) determine which one of the outputs (O0–O7) will go
LOW. When enable input E3 is held LOW or either E1 or E2
is held HIGH, decoding function is inhibited and all outputs
go HIGH. E3, E1 and E2 inputs are provided to ease cas-
cade connection and for use as an address decoder for
memory systems. Protection circuits ensure that 0V to 7V
can be applied to the input pins without regard to the sup-
ply voltage and to the output pins with VCC = 0V. These cir-
cuits prevent device destruction due to mismatched supply
and input/output voltages. This device can be used to inter-
face 3V to 5V systems and two supply systems such as
battery backup.
Features
s High Speed: tPD = 7.6 ns (typ) at VCC = 5V
s Low power dissipation: ICC = 4 µA (max.) at TA = 25°C
s Power down protection is provided on all inputs and
outputs
s Pin and function compatible with 74HCT138
Ordering Code:
Order Number Package Number
Package Description
74VHCT138AM
74VHCT138ASJ
74VHCT138AMTC
M16A
M16D
MTC16
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT138AN
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
A0–A2
E1–E2
E3
O0–O7
Description
Address Inputs
Enable Inputs
Enable Input
Outputs
© 1999 Fairchild Semiconductor Corporation DS500014.prf
www.fairchildsemi.com
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]