ADM1181AARW-REEL View Datasheet(PDF) - Analog Devices

Part Name

Description

View to exact match

ADM1181AARW-REEL

EMI/EMC-Compliant, ±15 kV, ESD-rotected RS-232 Line Drivers/Receivers

Analog Devices 

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

C1+ 1

16 VCC

V+ 2

15 GND

C1– 3 ADM202E 14 T1OUT

ADM1181A

C2+ 4

13 R1IN

C2–

5

TOP VIEW 12

(Not to Scale)

R1OUT

V– 6

11 T1IN

T2OUT 7

10 T2IN

R2IN 8

9 R2OUT

Figure 3. Pin Configuration

ADM202E/ADM1181A

Table 3. Pin Function Descriptions

Pin No.

Mnemonic

Description

16

VCC

Power Supply Input: 5 V ± 10%.

2

V+

Internally Generated Positive Supply (+9 V nominal).

6

V−

Internally Generated Negative Supply (−9 V nominal).

15

GND

Ground Pin. Must be connected to 0 V.

1, 3

C1+, C1−

External Capacitor 1 is connected between these pins. A 0.1 µF capacitor is recommended, but larger

capacitors of up to 47 µF can be used.

4, 5

C2+, C2−

External Capacitor 2 is connected between these pins. A 0.1 µF capacitor is recommended, but larger

capacitors of up to 47 µF can be used.

10, 11

TIN

Transmitter (Driver) Inputs. These inputs accept TTL/CMOS levels.

7, 14

TOUT

Transmitter (Driver) Outputs. These are RS-232 signal levels (typically ±9 V).

8, 13

RIN

Receiver Inputs. These inputs accept RS-232 signal levels. An internal 5 kΩ pull-down resistor to GND is

connected on each input.

9, 12

ROUT

Receiver Outputs. These are CMOS output logic levels.

0.1µF

10V

0.1µF

10V

CMOS

INPUTS

T1IN

T2IN

5V INPUT

1 C1+ +5V TO +10V VCC 16

VOLTAGE

3 C1– DOUBLER V+ 2

4 C2+ +10V TO –10V V– 6

VOLTAGE

5 C2– INVERTER

11

T1

14

10

T2

7

C3

0.1µF

6.3V

C4

0.1µF

10V

C5

0.1µF

T1OUT

T2OUT

EIA/TIA-232

OUTPUTS

R1OUT 12

R1

CMOS

OUTPUTS

R2OUT

9

R2

13

R1IN

EIA/TIA-232

INPUTS*

8

R2IN

GND ADM202E

15

*INTERNAL 5kΩ PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 4. ADM202E Typical Operating Circuit

0.1µF

10V

0.1µF

10V

CMOS

INPUTS

T1IN

T2IN

5V INPUT

1 C1+

+5V TO +10V

VOLTAGE

VCC

16

3 C1– DOUBLER V+ 2

4 C2+ +10V TO –10V V– 6

VOLTAGE

5 C2– INVERTER

11

T1

14

10

T2

7

C5

0.1µF

C3 10V

0.1µF

C4 10V

0.1µF

10V

T1OUT

T2OUT

EIA/TIA-232

OUTPUTS

R1OUT 12

CMOS

OUTPUTS

R2OUT

9

R1

13 R1IN

R2

8

GND ADM1181A

15

R2IN

EIA/TIA-232

INPUTS*

*INTERNAL 5kΩ PULL-DOWN RESISTOR ON EACH RS-232 INPUT

Figure 5. ADM1181A Typical Operating Circuit

Rev. C | Page 5 of 16

Share Link: