MC33742EP/R2 View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

View to exact match

MC33742EP/R2

System Basis Chip with Enhanced High Speed CAN Transceiver

Freescale Semiconductor 

PIN CONNECTIONS

PIN CONNECTIONS

RXD 1

TXD 2

VDD 3

RST 4

INT 5

GND 6

GND 7

GND 8

GND 9

V2 10

V2CTRL 11

VSUP 12

HS 13

L0 14

28

WDOG

27

CS

26 MOSI

25 MISO

24 SCLK

23 GND

22 GND

21 GND

20 GND

19 CANL

18 CANH

17

L3

16

L2

15

L1

Figure 3. 33742 28-Pin Connections

Table 2. 33742 28-Pin Definitions

A functional description of each pin can be found in the Functional Pin description section beginning on page 23.

Pin Pin Name

Formal Name

Definition

1

2

3

4

5

6–9

20 – 23

10

RXD

TXD

VDD

RST

INT

GND

V2

Receive Data

Transmit Data

Voltage Digital Drain

Reset Output

(Active LOW)

Interrupt Output

(Active LOW)

Ground

Voltage Source 2

CAN bus receive data output pin.

CAN bus transmit data input pin.

5.0V regulator output pin. Supply pin for the MCU.

This is the device reset output pin whose main function is to reset the MCU. This pin has

an internal pullup current source to VDD.

This output is asserted LOW when an enabled interrupt condition occurs. The output is

a push-pull structure.

These device ground pins are internally connected to the package lead frame to provide

a 33742-to-PCB thermal path.

Sense input for the V2 regulator using an external series pass transistor. V2 is also the

internal supply for the CAN transceiver.

11

12

13

14 –17

18

19

24

25

V2CTRL

VSUP

HS

L0- L3

CANH

CANL

SCLK

MISO

Voltage Source 2 Control

Voltage Supply

High Side Output

Level 0 - 3 Inputs

CAN High Output

CAN Low Output

Serial Data Clock

Master In Slave Out

Output drive source for the V2 regulator connected to the external series pass transistor.

Supply input pin for the 33742.

Output of the internal high side switch. The output current is internally limited to 150mA.

Inputs from external switches or from logic circuitry.

CAN high output pin.

CAN low output pin.

Clock input pin for the Serial Peripheral Interface (SPI).

SPI data sent to the MCU by the 33742. When CS is HIGH, the pin is in the high-

impedance state.

26

MOSI

Master Out Slave In

SPI data received by the 33742.

27

CS

28

WDOG

Chip Select

(Active LOW)

Watchdog Output

(Active LOW)

The CS input pin is used with the SPI bus to select the 33742. When the CS is asserted

LOW, the 33742 is the selected device of the SPI bus.

The WDOG output pin is asserted LOW if the software watchdog is not correctly

triggered.

33742

4

Analog Integrated Circuit Device Data

Freescale Semiconductor

Share Link: