datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MT29F64G08CFABAWP View Datasheet(PDF) - Micron Technology

Part Name
Description
View to exact match
MT29F64G08CFABAWP Datasheet PDF : 160 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Micron Confidential and Proprietary
32Gb, 64Gb, 128Gb, 256Gb Asynchronous/Synchronous NAND
Bus Operation – Asynchronous Interface
driver enables multiple R/B# outputs to be OR-tied. Typically, R/B# is connected to an
interrupt pin on the system controller (see Figure 24 (page 33)).
The combination of Rp and capacitive loading of the R/B# circuit determines the rise
time of the R/B# signal. The actual value used for Rp depends on the system timing re-
quirements. Large values of Rp cause R/B# to be delayed significantly. Between the 10-
to 90-percent points on the R/B# waveform, the rise time is approximately two time
constants (TC).
TC = R × C
Where R = Rp (resistance of pull-up resistor), and C = total capacitive load.
The fall time of the R/B# signal is determined mainly by the output impedance of the
R/B# signal and the total load capacitance. Approximate Rp values using a circuit load
of 100pF are provided in Figure 29 (page 36).
The minimum value for Rp is determined by the output drive capability of the R/B#
signal, the output voltage swing, and Vccq.
Rp =
Vcc (MAX) - Vol
IOL + Σil
(MAX)
Where Σil is the sum of the input currents of all devices tied to the R/B# pin.
Figure 24: READ/BUSY# Open Drain
Vccq
Vcc
Rp
To controller
R/B#
Open drain output
IOL
Vss
Device
PDF: 09005aef836c9ded
Rev. F 12/09 EN
33
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2008 Micron Technology, Inc. All rights reserved.
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]