datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

29F64G08CBAAA View Datasheet(PDF) - Micron Technology

Part NameDescriptionManufacturer
29F64G08CBAAA NAND Flash Memory Micron
Micron Technology Micron
29F64G08CBAAA Datasheet PDF : 159 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Micron Confidential and Proprietary
64Gb, 128Gb, 256Gb, 512Gb Asynchronous/Synchronous NAND
Bus Operation – Synchronous Interface
Figure 30: Synchronous Bus Idle/Driving Behavior
Bus idle
Bus driving
Bus idle
Undefined (driven by NAND)
Note: 1. Only the selected die (LUN) drives DQS and DQ[7:0]. During an interleaved die (multi-
LUN) operation, the host must use the READ STATUS ENHANCED (78h) to prevent data
output contention.
Synchronous Commands
A command is written from DQ[7:0] to the command register on the rising edge of CLK
when CE# is LOW, ALE is LOW, CLE is HIGH, and W/R# is HIGH.
After a command is latched—and prior to issuing the next command, address, or
data I/O—the bus must go to bus idle mode on the next rising edge of CLK, except
when the clock period, tCK, is greater than tCAD.
Commands are typically ignored by die (LUNs) that are busy (RDY = 0); however, some
commands, such as READ STATUS (70h) and READ STATUS ENHANCED (78h), are ac-
cepted by die (LUNs), even when they are busy.
PDF: 09005aef83d2277a
Rev. A 11/09 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©2009 Micron Technology, Inc. All rights reserved.
Direct download click here

Share Link : Micron
All Rights Reserved © 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]