datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

WM8850 View Datasheet(PDF) - Wolfson Microelectronics plc

Part NameDescriptionManufacturer
WM8850 Multi-Channel High Definition Audio CODEC Wolfson
Wolfson Microelectronics plc Wolfson
WM8850 Datasheet PDF : 223 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
WM8850
Pre-Production
SIGNAL TIMING REQUIREMENTS
Signal timing requirements are as defined in the High Definition Audio Specification Revision 1.0,
section 6.2.3.1. This section of the specification is repeated here for completeness.
Test Conditions
DBVDD=3.3V, AVDD=CPVDD=5V, DCVDD=1.8V, TA=+25°C
PARAMETER
Period of BCLK including jitter
High phase of BCLK
Low phase of BCLK
BCLK jitter
Time after rising edge of BCLK that SDI becomes valid
Setup for SDO at both rising and falling edge of BCLK
Hold for SDO at both rising and falling edge of BCLK
Table 1 High Definition Audio Link I/O Signal Timing
SYMBOL
T_cyc
T_high
T_low
T_tco
T_su
T_h
MIN
41.163
17.5
17.5
3
5
5
TYP
41.67
150
MAX
42.171
500
11
UNIT
ns
ns
ns
ps
ns
ns
ns
Notes:
1. Measurement points are as defined in the High Definition Audio Specification Revision 1.0 at either 0.35*DBVDD, 0.5*DBVDD
or 0.65*DBVDD as appropriate
2. Period specification for BCLK is the long term average frequency measured over 1ms. BCLK has a 100ppm tolerance in the
High Definition Audio Architecture
3. 42/58% is the worst case BCLK duty cycle at the WM8850
4. The WM8850 meets the timing requirements with the slew rate of the inputs in the range of 1V/ns to 3V/ns
w
PP, April 2011, Rev 3.2
26
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]