datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

W25Q80BVSSIP View Datasheet(PDF) - Winbond

Part Name
Description
View to exact match
W25Q80BVSSIP Datasheet PDF : 75 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
W25Q80BV
9.2.13 Fast Read Quad Output (6Bh)
The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction
except that data is output on four pins, IO0, IO1, IO2, and IO3. A Quad enable of Status Register-2 must be
executed before the device will accept the Fast Read Quad Output Instruction (Status Register bit QE
must equal 1). The Fast Read Quad Output Instruction allows data to be transferred from the W25Q80BV
at four times the rate of standard SPI devices.
The Fast Read Quad Output instruction can operate at the highest possible frequency of FR (see AC
Electrical Characteristics). This is accomplished by adding eight “dummy” clocks after the 24-bit address
as shown in figure 12. The dummy clocks allow the device's internal circuits additional time for setting up
the initial address. The input data during the dummy clocks is “don’t care”. However, the IO pins should
be high-impedance prior to the falling edge of the first data out clock.
/CS
CLK
IO0
IO1
IO2
IO3
/CS
CLK
IO0
IO1
IO2
IO3
Mode 3
Mode 0
0 1 2 3 4 5 6 7 8 9 10
28 29 30 31
Instruction (6Bh)
24-Bit Address
23 22 21
* High Impedance
3210
High Impedance
High Impedance
* = MSB
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
Dummy Clocks
IO0 switches from
Input to Output
0
404040404
High Impedance
515151515
High Impedance
626262626
High Impedance
737373737
Byte 1 Byte 2 Byte 3 Byte 4
Figure 12. Fast Read Quad Output Instruction Sequence Diagram
- 28 -
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]