W25Q80BLZPIP View Datasheet(PDF) - Winbond

Part Name

Description

View to exact match

W25Q80BLZPIP

2.5V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI

Winbond 

W25Q80BL

9.2.16 Word Read Quad I/O (E7h)

The Word Read Quad I/O (E7h) instruction is similar to the Fast Read Quad I/O (EBh) instruction except

that the lowest Address bit (A0) must equal 0 and only two Dummy clock are required prior to the data

output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code

execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to

enable the Word Read Quad I/O Instruction.

Word Read Quad I/O with “Continuous Read Mode”

The Word Read Quad I/O instruction can further reduce instruction overhead through setting the

“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 15a. The

upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the

inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care

(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS

is raised and then lowered) does not require the E7h instruction code, as shown in figure 15b. This

reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered

after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next

instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to

normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before

issuing normal instructions (See 9.2.20 for detail descriptions).

Instruction (E7h)

4 0 4 04 0

5 1 5 15 1

6 2 6 26 2

7 3 7 37 3

Byte 1 Byte 2 Byte 3

Figure 15a. Word Read Quad I/O Instruction Sequence (Initial instruction or previous M5-4 ≠ 10)

- 33 -

Publication Release Date: July 08, 2010

Preliminary - Revision C

Share Link: