datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

RB5C396 View Datasheet(PDF) - RICOH Co.,Ltd.

Part Name
Description
View to exact match
RB5C396 Datasheet PDF : 93 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
RF5C296/RF5C396L/RB5C396/RF5C396
The Card Status Change Register contains the status for sources of the card status change interrupt.
These sources can be enabled to generate a card status change interrupt by setting the corresponding bit in the
Card Status Change Interrupt Configuration Register. There are two ways to reset this register,
(1) Read Card Status Change Register
(2) Write back “1” into the corresponding bit in the Card Status Change Register after setting Explicit Write Back
Card Status Change Acknowledge bit to “1” in the Global Control Register.
1.5 Card Detect and General Control Register
Index : 16h
Default value : 0000 0000b Read & Write
bit7 to bit6 : Reserved
bit5
: Software Card Detect Interrupt. If the Card Detect Enable bit is set to “1” in the Card Status Change
Interrupt Configuration Register, then writing “1” to the Software Card Detect bit in the Card Detect
and General Control Register will cause a card detect and status change interrupt. The functionality
and acknowledgement of this software interrupt will work the same way as the hardware generated
interrupt. This bit is always read as “0”.
bit4
: Card Detect Resume Enable. When this bit is set to “1”, and once a card detect change has been detect-
ed on the CD1# and CD2# inputs, RI-OUT# output will go “High” to “Low” and bit3 of Card Status
Change Register will be set to “1”. The RI_OUT# pin signal is held at “0” until bit3 is reset to “0” in the
and Status Change Register. The RI_OUT# pin signal is not generated up on and detection unless the
card detection enable bit is first set to “1” in the Card Status Interrupt Configuration Register (Index :
05h). If the card status change is routed to either the INTR# and any of IRQn signals, the setting of this
bit to “1” will prevent INTR# and IRQn signal becoming active as a result of card status change.
bit3
: GPI Transition Control. Default value is “0”.
If this bit is set to “0”, a card status change interrupt will be generated when GPI# input goes “H” to “L”.
If this bit is set to “1”, a card status change interrupt will be generated when GPI# input goes “L” to “H”.
bit2
: GPI Enable. If this bit is set to “1”, a card status change interrupt will be generated when GPI# input
changes.
bit1
: Configuration Reset Enable. If this bit is set to “1”, a reset pulse will be generated when both CD1# and
CD2# goes “L” to “H”. This reset pulse reset the following registers.
30
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]