RB5C396 View Datasheet(PDF) - RICOH Co.,Ltd.
Part Name
Description
View to exact match
RB5C396 Datasheet PDF : 93 Pages
| |||
RF5C296/RF5C396L/RB5C396/RF5C396
INTERNAL REGISTERS
RF5C396 has the registers both for Slot#0 (2) and Slot#1 (3). RF5C296 has the registers only for Slot#0 (1, 2, 3).
The internal registers have default bit settings (immediately after the falling edge of the RESETDRV pin signal
when the POWERGOOD pin signal is set to “0”) as enumerated below:
1. Chip Control
1.1 Identification and Revision Register*
Index : 00h Default value : 1000 0011b
Read only
bit7 to bit6 : These bits indicate the type of PC Cards supported by the RF5C296/RF5C396.
bit7
bit6
Interface
0
0
I/O Only
0
1
Memory Only
1
0
Memory & I/O
1
1
Reserved
bit5 : Reserved
bit4 : Reserved
bit3 : Revision# : 0
bit2 : Revision# : 0
bit1 : Revision# : 1
bit0 : Revision# : 1
*) In this register, bits7 and 6 identify the type of the PC card controllers while bits3 to 0 indicate revision numbers. If this register is read, can be read
back “83h”.
1.2 Interface Status Register
Index : 01h Default value : Depends on PC card slot status Read only
bit7 : Indicates the state of the reverse of the GPI pin.
bit6 : PC Card Power Active. Indicates the current power status of the socket. “0” shows that power to the socket
is off, and “1” shows that the power is provided to the socket.
bit5 : Ready/Busy Status Bit. This bit indicates the busy status when set to “0” and the ready status when set
to“1” when the PC card is the memory card. Further, this bit specifies reading back of the IREQ# pin signal
when the PC card is the I/O card.
bit4 : Memory Write Protect. Indicates the state of the WP pin. Memory write accesses to the slot will not be
blocked unless the Write Protect bit in the Card Memory Offset Address Register High Byte is set to “1”.
27
|
|
Share Link: 