datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

TSA5511T View Datasheet(PDF) - Philips Electronics

Part Name
Description
View to exact match
TSA5511T Datasheet PDF : 19 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
1.3 GHz Bidirectional I2C-bus controlled synthesizer
Product specification
TSA5511
READ mode : R/W = 1 (see Table 2)
Data can be read out of the TSA5511 by setting the R/W bit to 1. After the slave address has been recognized, the
TSA5511 generates an acknowledge pulse and the first data byte (status word) is transferred on the SDA line (MSB first).
Data is valid on the SDA line during a high position of the SCL clock signal.
A second data byte can be read out of the TSA5511 if the processor generates an acknowledge on the SDA line. End of
transmission will occur if no acknowledge from the processor occurs.
The TSA5511 will then release the data line to allow the processor to generate a STOP condition.
When ports P3 to P7 are used as inputs, they must be programmed in their high-impedance state.
The POR flag (power-on reset) is set to 1 when VCC goes below 3 V and at power-on. It is reset when an end of data is
detected by the TSA5511 (end of a READ sequence).
Control of the loop is made possible with the in-lock flag FL which indicates (FL = 1) when the loop is phase-locked. The
bits I2, I1 and I0 represent the status of the I/O ports P7, P5 and P4 respectively. A logic 0 indicates a LOW level and a
logic 1 a HIGH level (TTL levels).
A built-in 5-level ADC is available on I/O port P6. This converter can be used to feed AFC information to the controller
from the IF section of the television as illustrated in the typical application circuit (Fig.5). The relationship between bits
A2, A1 and A0 and the input voltage on port P6 is given in Table 3.
Table 2 Read data format
Address
Status byte
MSB
LSB
1
1
0
0
0 MA1 MA0 1
A byte 1
POR FL
I2
I1
I0
A2 A1 A0
byte 2
Note to Table 2
POR
power-on reset flag. (POR = 1 on power-on)
FL
in-lock flag (FL = 1 when the loop is phase-locked)
I2, I1, I0
digital information for I/O ports P7, P5 and P4 respectively
A2, A1, A0
digital outputs of the 5-level ADC. Accuracy is 1/2 LSB (see Table 3)
MSB is transmitted first.
Address selection
The module address contains programmable address bits (MA1 and MA0) which together with the I/O port P3 offers the
possibility of having several synthesizers (up to 3) in one system.
The relationship between MA1 and MA0 and the input voltage I/O port P3 is given in Table 4.
October 1992
8
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]