datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

TS68C429AMFB View Datasheet(PDF) - Atmel Corporation

Part Name
Description
View to exact match
TS68C429AMFB Datasheet PDF : 43 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
TS68C429A
Design and Construction
Terminal Connections
Depending on the package, the terminal connections is detailed in “Terminal Connec-
tions” on page 41.
Package
The circuits are packaged in a hermetically sealed ceramic package which is conform to
case outlines of MIL-STD 1835 (when defined):
• PGA 84,
• CQFP 132.
The precise case outlines are described at the end of this specification (“Package
Mechanical Data” on page 40) and into MIL-STD-1835.
Special Recommended
Conditions for CMOS Devices
CMOS Latch-up
The CMOS cell is basically composed of two complementary transistors (a P-channel
and an N-channel), and, in the steady state, only one transistor is turned-on. The active
P-channel transistor sources current when the output is a logic high and presents a high
impedance when the output is a logic low. Thus the overall result is extremely low power
consumption because there is no power loss through the active P-channel transistor.
Also since only once transistor is determined by leakage currents.
Because the basic CMOS cell is composed of two complementary transistors, a para-
sitic semiconductor controlled rectifier (SCR) formed and may be triggered when an
input exceeds the supply voltage. The SCR that is formed by this high input causes the
device to become “latched” in a mode that may result in excessive current drain and
eventual destruction of the device. Although the device is implemented with input pro-
tection diodes, care should be exercised to ensure that the maximum input voltages
specification is not exceeded from voltage transients; others may require no additional
circuitry.
CMOS/TTL Levels
The TS68C429A doesn’t satisfy totally the input/output drive requirements of TTL logic
devices, see Table 4.
Electrical Characteristics
Table 1. Absolute Maximum Ratings
Symbol
Parameter
Test Conditions
Min
Max
Unit
VCC
VI
Pdmax
Tcase
Supply Voltage
Input Voltage
Max Power Dissipation
Operating Temperature
M suffix
V suffix
-0.3
+7.0
V
-0.3
+7.0
V
400
mW
-55
+125
°C
-40
+85
°C
Tstg
Tj
Tleads
Storage Temperature
Junction Temperature
Lead Temperature
-55
+150
°C
+160
°C
Max 5 sec. soldering
+270
°C
7
2120A–HIREL–08/02
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]