datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

TS68040MFU25A View Datasheet(PDF) - Atmel Corporation

Part NameTS68040MFU25A Atmel
Atmel Corporation Atmel
DescriptionThird-Generation 32-bit Microprocessor


TS68040MFU25A Datasheet PDF : 49 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Instruction and Data
Caches
Cache Organization
TS68040
Studies have shown that typical programs spend much of their execution time in a few
main routines or tight loops. Earlier members of the TS68000 Family took advantage of
this locality of reference phenomenon to varying degrees. The TS68040 takes further
advantage of cache technology with its two, independent, on-chip, physical address
space caches, one for instructions and one for data. The caches reduce the processor’s
external bus activity and increase CPU throughput by lowering the effective memory
access time. For a typical system design, the large caches of the TS68040 yield a very
high hit rate, providing a substantial increase in system performance. Additionally, the
caches are automatically burstfilled from the external bus whenever a cache miss
occurs.
The autonomous nature of the caches allows instruction-stream fetches, data-stream
fetches, and a third external access to occur simultaneously with instruction execution.
For example, if the TS68040 requires both an instruction-stream access and an external
peripheral access and if the instruction is resident in the on-chip cache, the peripheral
access proceeds unimpeded rather than being queued behind the instruction fetch. If a
data operand is also required and if it is resident in the data cache, it can also be
accessed without hindering either the instruction access from its cache or the peripheral
access external to the chip. The parallelism inherent in the TS68040 also allows multiple
instructions that do not require any external accesses to execute concurrently while the
processor is performing an external access for a previous instruction.
The instruction and data caches are four-way set-associative with 64 sets of four, 16-
byte lines for a total cache storage of 4K bytes each. As shown in Figure 21, each 16-
byte line contains an address tag and state information. State information for each entry
consists of a valid flag for the entire line in both instruction and data caches and write
status for each long word in the data cache. The write status in the data cache signifies
whether or not the long-word data is dirty (meaning that the data in the cache has been
modified but has not been written back to external memory) for data in copyback pages.
37
2116A–HIREL–09/02
Direct download click here

Description
The TS68040 is Atmel’s third generation of 68000-compatible, high-performance, 32-bit microprocessors. The TS68040 is a virtual memory microprocessor employing multiple, concurrent execution units and a highly integrated architecture to provide very high performance in a monolithic HCMOS device.

Features
• 26-42 MIPS Integer Performance
• 3.5-5.6 MFLOPS Floating-Point-Performance
• IEEE 754-Compatible FPU
• Independent Instruction and Data MMUs
• 4K bytes Physical Instruction Cache and 4K bytes Physical Data Cache Accessed Simultaneously
• 32-bit, Nonmultiplexed External Address and Data Buses with Synchronous Interface
• User-Object-Code Compatibility with All Earlier TS68000 Microprocessors
• Multimaster/Multiprocessor Support via Bus Snooping
• Concurrent Integer Unit, FPU, MMU, Bus Controller, and Bus Snooper Maximize Throughput
• 4G bytes Direct Addressing Range
• Software Support Including Optimizing C Compiler and UNIX® System V Port
• IEEE P 1149-1 Test Mode (JTAG)
• f = 25 MHz, 33 MHz; VCC = 5V ± 5%; PD = 7W
• The Use of the TS88915T Clock Driver is Suggested

 

Share Link : Atmel

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]