datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

TS68040VFT1U35A View Datasheet(PDF) - Atmel Corporation

Part NameTS68040VFT1U35A Atmel
Atmel Corporation Atmel
DescriptionThird-Generation 32-bit Microprocessor
TS68040VFT1U35A Datasheet PDF : 49 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Figure 19. Test Access Port Timing Diagram
Programming Model
The TS68040 integrates the functions of the integer unit, MMU, and FPU. As shown in
Figure 20, the registers depicted in the programming model provide access and control
for the three units. The registers are partitioned into two levels of privilege: user and
supervisor. User programs, executing in the user mode, can only use the resources of
the user model. System software, executing in the supervisor mode, has unrestricted
access to all processor resources.
The integer portion of the user programming model, consisting of 16, general-purpose,
32-bit registers and two control registers, is the same as the user programming model of
the TS68030. The TS68040 user programming model also incorporates the TS68882
programming model consisting of eight, floating-point, 80-bit data registers, a floating-
point control register, a floating-point status register, and a floating-point instruction
address register.
The supervisor programming model is used exclusively by TS68040 system program-
mers to implement operating system functions, I/O control, and memory management
subsystems. This supervisor/user distinction in the TS68000 architecture was carefully
planned so that all application software can be written to execute in the nonprivileged
user mode and migrate to the TS68040 from any TS68000 platform without modifica-
tion. Since system software is usually modified by system designers when porting to a
new design, the control features are properly placed in the supervisor programming
model. For example, the transparent translation registers of the TS68040 can only be
read or written by the supervisor software; the programming resources of user applica-
tion programs are unaffected by the existence of the transparent translation registers
Registers D0-D7 are data registers containing operands for bit and bit field (1- to 32-bit),
byte (8-bit), word (16-bit), long-word (32-bit), and quad-word (64-bit) operations. Regis-
ters A0-A6 and the stack pointer registers (user, interrupt, and master) are address
registers that may be used as software stack pointers or base address registers. Regis-
ter A7 is the user stack pointer in user mode, and is either the interrupt or master stack
pointer (A7’ or A7’’) in supervisor mode. In supervisor mode, the active stack pointer
(interrupt or master) is selected based on a bit in the status register (SR). The address
Direct download click here

The TS68040 is Atmel’s third generation of 68000-compatible, high-performance, 32-bit microprocessors. The TS68040 is a virtual memory microprocessor employing multiple, concurrent execution units and a highly integrated architecture to provide very high performance in a monolithic HCMOS device.

• 26-42 MIPS Integer Performance
• 3.5-5.6 MFLOPS Floating-Point-Performance
• IEEE 754-Compatible FPU
• Independent Instruction and Data MMUs
• 4K bytes Physical Instruction Cache and 4K bytes Physical Data Cache Accessed Simultaneously
• 32-bit, Nonmultiplexed External Address and Data Buses with Synchronous Interface
• User-Object-Code Compatibility with All Earlier TS68000 Microprocessors
• Multimaster/Multiprocessor Support via Bus Snooping
• Concurrent Integer Unit, FPU, MMU, Bus Controller, and Bus Snooper Maximize Throughput
• 4G bytes Direct Addressing Range
• Software Support Including Optimizing C Compiler and UNIX® System V Port
• IEEE P 1149-1 Test Mode (JTAG)
• f = 25 MHz, 33 MHz; VCC = 5V ± 5%; PD = 7W
• The Use of the TS88915T Clock Driver is Suggested


Share Link : Atmel
All Rights Reserved © 2014 - 2018 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]