datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

TS68040VFT1U35A View Datasheet(PDF) - Atmel Corporation

Part NameTS68040VFT1U35A Atmel
Atmel Corporation Atmel
DescriptionThird-Generation 32-bit Microprocessor
TS68040VFT1U35A Datasheet PDF : 49 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
TS68040
Notes:
1. Output timing is specified for a valid signal measured at the pin. Large buffer timing is specified driving a 50transmission
line with a length characterized by a 2.5 ns one-way propagation delay, terminated through 50to 2.5V. Large buffer output
impedance is typically 3, resulting in incident wave switching for this environment. Small buffer timing is specified driving
an unterminated 30transmission line with a length characterized by a 2.5 ns one-way propagation delay. Small buffer out-
put impedance is typically 30; the small buffer specifications include approximately 5 ns for the signal to propagate the
length of the transmission line and back.
2. All testing to be performed using worst-case test conditions unless otherwise specified.
3. The following pins are active low: AVEC, BG, BS, BR, CDIS, CIOUT, IPEND, IPLO, IPL1, IPL2, LOCK, LOCKE, MDIS, MI,
RST0, RSTI, TA, TBI, TCI, TEA, TIP, TRST, TS and W of R/W.
4. Maximum operating junction temperature (TJ) = +125°. Minimum case operating temperature (TC) = -55°. This device is not
tested at TC = +125°. Testing is performed by setting the junction temperature TJ = +125°and allowing the case and ambient
temperatures to rise and fall as necessary so as not to exceed the maximum junction temperature.
5. Timing specifications 11, 20 and 38 for address bus output timing apply when normal bus operation is selected. Specifica-
tions 26, 27 and 28 should be used when the multiplexed bus mode of operation is enabled.
6. Timing specifications 18 and 19 for data bus output timing apply when normal bus operation is selected. Specifications 28
and 29 should be used when the multiplexed bus mode of operation is enabled.
Table 15. Input AC Timing Specifications (Figure 9 to Figure 15)
-55°C TC TJmax; 4.75V VCC 5.25V unless otherwise specified(1)(2)(3)(4)
25 MHz
33 MHz
Num Characteristic
Min. Max. Min. Max. Unit
15 Data-in Valid to BCLK (Setup)
5
4
ns
16 BCLK to Data-in Invalid (Hold)
4
4
ns
17 BCLK to Data-in High Impedance (Read Followed By Write)
49
36.5
ns
22a TA Valid to BCLK (Setup)
10
10
ns
22b TEA Valid to BCLK (Setup)
10
10
ns
22c TCI Valid to BCLK (Setup)
10
10
ns
22d TBI Valid to BCLK (Setup)
11
10
ns
23 BCLK to TA, TEA, TCI, TBI Invalid (Hold)
2
2
ns
24 AVEC Valid to BCLK (Setup)
5
5
ns
25 BCLK to AVEC Invalid (Hold)
2
2
ns
31 DLE Width High
8
8
ns
32 Data-in Valid to DLE (Setup)
2
2
ns
33 DLE to Data-in Invalid (Hold)
8
8
ns
34 BCLK to DLE Hold
3
3
ns
35 DLE High to BCLK
16
12
ns
36 Data-in Valid to BCLK (DLE Mode Setup)
5
5
ns
37 BCLK Data-in Invalid (DLE Mode Hold)
4
4
ns
41a BB Valid to BCLK (Setup)
7
7
ns
41b BG Valid to BCLK (Setup)
8
7
ns
41c CDIS, MDIS Valid to BCLK (Setup)
10
8
ns
41d IPLn Valid to BCLK (Setup)
4
3
ns
42 BCLK to BB, BG, CDIS, IPLn, MDIS Invalid (Hold)
2
2
ns
44a Address Valid to BCLK (Setup)
8
7
ns
44b SIZn Valid BCLK (Setup)
12
8
ns
21
2116A–HIREL–09/02
Direct download click here
 

Description
The TS68040 is Atmel’s third generation of 68000-compatible, high-performance, 32-bit microprocessors. The TS68040 is a virtual memory microprocessor employing multiple, concurrent execution units and a highly integrated architecture to provide very high performance in a monolithic HCMOS device.

Features
• 26-42 MIPS Integer Performance
• 3.5-5.6 MFLOPS Floating-Point-Performance
• IEEE 754-Compatible FPU
• Independent Instruction and Data MMUs
• 4K bytes Physical Instruction Cache and 4K bytes Physical Data Cache Accessed Simultaneously
• 32-bit, Nonmultiplexed External Address and Data Buses with Synchronous Interface
• User-Object-Code Compatibility with All Earlier TS68000 Microprocessors
• Multimaster/Multiprocessor Support via Bus Snooping
• Concurrent Integer Unit, FPU, MMU, Bus Controller, and Bus Snooper Maximize Throughput
• 4G bytes Direct Addressing Range
• Software Support Including Optimizing C Compiler and UNIX® System V Port
• IEEE P 1149-1 Test Mode (JTAG)
• f = 25 MHz, 33 MHz; VCC = 5V ± 5%; PD = 7W
• The Use of the TS88915T Clock Driver is Suggested

 

Share Link : Atmel
@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]