CXP80712A/80716A/80720A/80724A
Pin
Port F
Circuit format
When reset
PF4/AN8
to
PF7/AN11
4 pins
Port F data
Data bus
RD
(Port F)
Port/AD select
IP
A/D
converter
Input multiplexer
PG0/CFG
PG1/DFG
PG2/DPG
PG3/PBCTL
PG4/SYNC0
PG5/SYNC1
PG6/EXI0
PG7/EXI1
8 pins
PH0
to
PH7
Port G
Schmitt input
IP
Servo input
Data bus
RD (Port G)
Note) For PG4/SYNC0, PG5/SYNC1, CMOS schmitt input and TTL schmitt
input can be selected with the mask option.
Port H
Medium withstand
voltage 12V
Port H data
8 pins
PI2/PWM
PI3/TO/
DDO/ADJ
Data bus
RD (Port H)
Port I
Port I function
select
PI2: From 14-bit PWM
PI3: From timer/counter,
CTL duty detection circuit,
32kHz timer
Port I data
Port I direction
MPX
High current
12mA
IP
2 pins
Data bus
RD (Port I)
Hi-Z
Hi-Z
Hi-Z
Hi-Z
–9–