datasheetbank_Logo   búsqueda de Hoja de datos y gratuito Fichas de descarga
Número de pieza  

28F004S5 Ver la hoja de datos (PDF) - Intel

Número de piezacomponentes Descripciónfabricante
28F004S5 SMART 5 FlashFile™ MEMORY FAMILY 4, 8, AND 16 MBIT Intel
Intel Intel
28F004S5 Datasheet PDF : 37 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
E
BYTE-WIDE SMART 5 FlashFile™ MEMORY FAMILY
Commercial Temperature DC Characteristics for
4-, 8-, and 16-Mbit Smart 5 FlashFile™ Memories (Continued)
Sym
Parameter
5.0V VCC
Notes Min Max Unit
Test
Conditions
VIL Input Low Voltage
VIH Input High Voltage
7 –0.5 0.8 V
7
2.0 VCC V
+ 0.5
VOL Output Low Voltage
VOH1 Output High Voltage
(TTL)
VOH2 Output High Voltage
(CMOS)
VPPLK VPP Lockout Voltage
VPPH1 VPP Voltage
VPPH2 VPP Voltage
VLKO VCC Lockout Voltage
VHH RP# Unlock Voltage
3,7
0.45 V VCC = VCC Min
IOL = 5.8 mA
3,7 2.4
V VCC = VCC Min
IOH = –2.5 mA
3,7 0.85
VCC
V VCC = VCC Min
IOH = –2.5 mA
VCC
–0.4
V VCC = VCC Min
IOH = –100 µA
4,7
1.5 V
4.5 5.5 V
11.4 12.6 V
2.0
V
8,9 11.4 12.6 V Set Master Lock-Bit
Override Lock-Bit
NOTES:
1. All currents are in RMS unless otherwise noted. Typical values at nominal VCC voltage and TA = +25°C. These currents are
valid for all product versions (packages and speeds).
2. ICCWS and ICCES are specified with the device de-selected. If read or written while in erase suspend mode, the device’s
current is the sum of ICCWS or ICCES and ICCR or ICCW.
3. Includes RY/BY#.
4. Block erases, programs, and lock-bit configurations are inhibited when VPP VPPLK, and not guaranteed in the range
between VPPLK (max) and VPPH1 (min), between VPPH1 (max) and VPPH2 (min), and above VPPH2 (max).
5. Automatic Power Savings (APS) reduces typical ICCR to 1 mA in static operation.
6. CMOS inputs are either VCC ± 0.2V or GND ± 0.2V. TTL inputs are either VIL or VIH.
7. Sampled, not 100% tested.
8. Master lock-bit set operations are inhibited when RP# = VIH. Block lock-bit configuration operations are inhibited when the
master lock-bit is set and RP# = VIH. Block erases and programs are inhibited when the corresponding block-lock bit is set
and RP# = VIH. Block erase, program, and lock-bit configuration operations are not guaranteed and should not be
attempted with VIH < RP# < VHH.
9. RP# connection to a VHH supply is allowed for a maximum cumulative period of 80 hours.
PRODUCT PREVIEW
29
Direct download click here
 

Share Link : Intel
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Política De Privacidad ]