datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

E-TDA7512FTR View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
E-TDA7512FTR Datasheet PDF : 45 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
TDA7512F
Functional description
softmute. This value is compared with comparator5 thresholds (ACM). For present strong
adjacent channel the MPX signal is additional attenuated (ACMD).
4.5
4.5.1
4.5.2
4.5.3
4.5.4
PLL and IF counter section
PLL frequency synthesizer block
This part contains a frequency synthesizer and a loop filter for the radio tuning system. Only
one VCO is required to build a complete PLL system for FM world tuning . For auto search
stop operation an IF counter system is available.
The counter works in a two stages configuration. The first stage is a swallow counter with a
two modulus (32/33) precounter. The second stage is an 11-bit programmable counter.
The circuit receives the scaling factors for the programmable counters and the values of the
reference frequencies via an I2C bus interface.The reference frequency is generated by an
adjustable internal (XTAL) oscillator followed by the reference divider. The main reference
and step-frequencies are free selectable (RC, PC).
Output signals of the phase detector are switching the programmable current sources. The
loop filter integrates their currents to a DC voltage.
The values of the current sources are programmable by 6 bits also received via the I2C Bus
(A, B, CURRH).
To minimize the noise induced by the digital part of the system, a special guard
configuration is implemented. The loop gain can be set for different conditions by setting the
current values of the chargepump generator.
Frequency generation for phase comparison
The RF signals applies a two modulus counter (32/33) pre-scaler, which is controlled by a 5-
bit A-divider. The 5-bit register (PC0 to PC4) controls this divider. In parallel the output of the
prescaler connects to an 11-bit B-divider. The 11-bit PC register (PC5 to PC15) controls this
divider
Dividing range:
fVCO = [33 x A + (B + 1 - A) x 32] x fREF
fVCO = (32 x B + A + 32) x fREF
Important: For correct operation: A 32; B A
Three state phase comparator
The phase comparator generates a phase error signal according to phase difference
between fSYN and fREF. This phase error signal drives the charge pump current generator.
Charge pump current generator
This system generators signed pulses of current. The phase error signal decides the
duration and polarity of those pulses. The current absolute values are programmable by A
register for high current and B register for low current.
Doc ID 12668 Rev 2
19/45
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]