datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

TA2024C View Datasheet(PDF) - Unspecified

Part Name
Description
View to exact match
TA2024C Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Tripath Technology, Inc. - Technical Information
PIN DESCRIPTION
Pin
Function
2, 3
DCAP2, DCAP1
4, 9
5, 8,
17
6
7
10, 14
11, 15
12
V5D, V5A
AGND1, AGND2,
AGND3
REF
OVERLOADB
OAOUT1, OAOUT2
INV1, INV2
MUTE
16
18
19
20, 35
22
24, 27;
31, 28
25, 26,
29, 30
13, 21,
23, 32,
34
33
36
1
BIASCAP
SLEEP
FAULT
PGND2, PGND1
DGND
OUTP2 & OUTM2;
OUTP1 & OUTM1
VDD2, VDD2
VDD1, VDD1
NC
VDDA
CPUMP
5VGEN
Description
Charge pump switching pins. DCAP1 (pin 3) is a free running 300kHz square
wave between VDDA and DGND (12Vpp nominal). DCAP2 (pin 2) is level shifted
10 volts above DCAP1 (pin 3) with the same amplitude (12Vpp nominal),
frequency, and phase as DCAP1.
Digital 5VDC, Analog 5VDC
Analog Ground
Internal reference voltage; approximately 1.0 VDC.
A logic low output indicates the input signal has overloaded the amplifier.
Input stage output pins.
Single-ended inputs. Inputs are a “virtual” ground of an inverting opamp with
approximately 2.4VDC bias.
When set to logic high, both amplifiers are muted and in idle mode. When low
(grounded), both amplifiers are fully operational. If left floating, the device stays in
the mute mode. This pin should be tied to GND if not used. Unlike previous
Tripath devices, the input bias is still active, even if the MUTE pin is tied to a logic
high.
Input stage bias voltage (approximately 2.4VDC).
When set to logic high, device goes into low power mode. If not used, this pin
should be grounded
A logic high output indicates thermal overload, or an output is shorted to ground,
or another output.
Power Grounds (high current)
Digital Ground. Connect to AGND locally (near the TA2024C).
Bridged output pairs
Supply pins for high current H-bridges, nominally 12VDC.
Not connected. Not bonded internally.
Analog 12VDC
Charge pump output (nominally 10V above VDDA)
Regulated 5VDC source used to supply power to the input section (pins 4 and 9).
TA2024C PINOUT
36-pin Power SOP Package
(Top View)
+5VGEN
1
DCAP2
2
DCAP1
3
V5D
4
AGND1
5
REF
6
OVERLOADB
7
AGND2
8
V5A
9
OAOUT1
10
INV1
11
MUTE
12
NC
13
OAOUT2
14
INV2
15
BIASCAP
16
AGND3
17
SLEEP
18
36
CPUMP
35
PGND1
34
NC
33
VDDA
32
NC
31
OUTP1
30
VDD1
29
VDD1
28
OUTM1
27
OUTM2
26
VDD2
25
VDD2
24
OUTP2
23
NC
22
DGND
21
NC
20
PGND2
19
FAULT
4
TA2024C –KL/1.0/01.06
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]