STA333BW View Datasheet(PDF) - STMicroelectronics
Part Name
Description
View to exact match
STA333BW Datasheet PDF : 67 Pages
| |||
Description
1
Description
STA333BW
The STA333BW is an integrated solution of digital audio processing, digital amplifier
controls and power output stages to create a high-power single-chip FFX digital amplifier
with high-quality and high-efficiency. Three channels of FFX processing are provided. The
FFX processor implements the ternary, binary and binary differential processing capabilities
of the full FFX processor.
The STA333BW is part of the Sound Terminal® family that provides full digital audio
streaming to the speakers and offers cost effectiveness, low power dissipation and sound
enrichment.
The power section consists of four independent half-bridges. These can be configured via
digital control to operate in different modes.
For example, 2.1 channels can be provided by two half-bridges and a single full-bridge,
supplying up to 2 x 9 W + 1 x 20 W of output power or two channels can be provided by two
full-bridges, supplying up to 2 x 20 W of output power.
The IC can also be configured as 2.1 channels with 2 x 20 W supplied by the device plus a
drive for an external FFX power amplifier, such as STA533WF or STA515W.
The serial audio data input interface accepts all possible formats, including the popular I2S
format. The high-quality conversion from PCM audio to FFX PWM switching provides over
100 dB of SNR and of dynamic range.
Also provided in the STA333BW are a full assortment of digital processing features. This
includes up to 5 programmable biquads (EQ) per channel. Available presets enable a
time-to-market advantage by substantially reducing the amount of software development
needed for functions such as audio preset volume loudness, preset volume curves and
preset EQ settings. There are also new advanced AM radio interference reduction modes.
The DRC dynamically equalizes the system to provide a linear frequency speaker response
regardless of output power level.
Figure 1. Block diagram
I2C
I2S
interface
Protection
current / thermal
Channel
1A
Volume
control
FFX
Power
control
PLL
Digital DSP
Logic
Regulators
Bias
Channel
1B
Channel
2A
Channel
2B
Power
8/67
Doc ID 13773 Rev 3
|
|
Share Link: 