STA333BW View Datasheet(PDF) - STMicroelectronics
Part Name
Description
View to exact match
STA333BW Datasheet PDF : 67 Pages
| |||
STA333BW
I2C bus specification
5.3
5.3.1
5.3.2
Write operation
Following the START condition the master sends a device select code with the RW bit set
to 0. The STA333BW acknowledges this and then waits for the byte of internal address.
After receiving the internal byte address the STA333BW again responds with an
acknowledgement.
Byte write
In the byte write mode the master sends one data byte, this is acknowledged by the
STA333BW. The master then terminates the transfer by generating a STOP condition.
Multi-byte write
The multi-byte write modes can start from any internal address. The master generating a
STOP condition terminates the transfer.
Figure 8. Write mode sequence
BYTE
WRITE
START
MULTIBYTE
WRITE
START
DEV-ADDR
DEV-ADDR
ACK
RW
ACK
RW
SUB-ADDR
ACK
SUB-ADDR
ACK
DATA IN
DATA IN
ACK
STOP
ACK
DATA IN
ACK
STOP
5.4
5.4.1
5.4.2
5.4.3
Read operation
Current address byte read
Following the START condition the master sends a device select code with the RW bit set
to 1. The STA333BW acknowledges this and then responds by sending one byte of data.
The master then terminates the transfer by generating a STOP condition.
Current address multi-byte read
The multi-byte read modes can start from any internal address. Sequential data bytes are
read from sequential addresses within the STA333BW. The master acknowledges each
data byte read and then generates a STOP condition terminating the transfer.
Random address byte read
Following the START condition the master sends a device select code with the RW bit set
to 0. The STA333BW acknowledges this and then the master writes the internal address
byte. After receiving, the internal byte address the STA333BW again responds with an
acknowledgement. The master then initiates another START condition and sends the device
select code with the RW bit set to 1. The STA333BW acknowledges this and then responds
by sending one byte of data. The master then terminates the transfer by generating a STOP
condition.
Doc ID 13773 Rev 3
19/67
|
|
Share Link: 