datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ST7571 View Datasheet(PDF) - Sitronix Technology Co., Ltd.

Part Name
Description
View to exact match
ST7571
SITRONIX
Sitronix Technology Co., Ltd. SITRONIX
ST7571 Datasheet PDF : 76 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ST7571
6.3 SYSTEM CONTROL
System Control Pin Description
Name
I/O
Description
VEXT
O Reserved for testing, must set with floating.
OSC1
I
Connect OSC1 to VDD1.
This pin selects the supply voltage source of the digital circuit.
DCPS
I
If system VDD1 is 3.0V ~ 3.3V, set DCPS=L to select Internal Regulator as digital circuit power.
If system VDD1 is 1.8V ~ 2.8V, set DCPS=H to select VDD1 as digital circuit power.
CSEL
Select COM output sequence.
Fix CSEL=H to enable Interlacemode (recommended).
I
In interlace mode, COM2n (even number) is in the one side, COM(2n+1) (odd number) is in the
opposite side.
Short VD1I with VD1O externally by ITO or FPC.
VD1I
VD1O
VD1I is the power supply pin of the internal digital circuits.
O
When DCPS=L, VD1O is the output of the internal digital power regulator.
When DCPS=H, VD1O is provided by VDD1.
VE
I
When writing EEPROM, VE should be pull-high externally.
VPP
I
When writing EEPROM, it needs external power supply voltage.
MF[2:0]
I
Reserve for testing only, recommend setting to [ MF2,MF1,MF0 = 0,0,0 ].
DS[1:0]
I
Reserve for testing only, recommend setting to [ DS1,DS0 = 0,0 ].
Notes:
1. When system control pin set to H, it should be connected to VDD1.
2. When system control pin set to L, it should be connected to VSS1.
3. CSEL function is illustrated as the figure below:
COM127
COM125
COM126
COM124
CSEL=H
COM5
COM3
COM1
COM4
COM2
COM0
Gold Bump Face Up
Ver 1.5a
11/76
2009/7/21
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]