SPT7850 View Datasheet(PDF) - Cadeka Microcircuits LLC.
Part Name
Description
View to exact match
SPT7850 Datasheet PDF : 13 Pages
| |||
DIGITAL OUTPUTS
OVERRANGE OUTPUT
The digital outputs (D0–D10) are driven by a separate
supply (OVDD) ranging from +3 V to +5 V. This feature
makes it possible to drive the SPT7850’s TTL/CMOS-
compatible outputs with the user’s logic system supply.
The format of the output data (D0–D9) is straight binary.
(See table III.) The outputs are latched on the rising edge
of CLK. These outputs can be switched into a tri-state
mode by bringing EN high.
Table III – Output Data Information
ANALOG INPUT OVERRANGE OUTPUT CODE
D10
D9–D0
+F.S. + 1/2 LSB
1
11 1111 1111
+F.S. –1/2 LSB
0
1 1 1 1 1 1 1 1 1Ø
+1/2 F.S.
0
ØØ ØØØØ ØØØØ
+1/2 LSB
0
00 0000 000Ø
0.0 V
0
00 0000 0000
(Ø indicates the flickering bit between logic 0 and 1.)
The OVERRANGE OUTPUT (D10) is an indication that
the analog input signal has exceeded the positive full-
scale input voltage by 1 LSB. When this condition occurs,
D10 will switch to logic 1. All other data outputs (D0 to D9)
will remain at logic 1 as long as D10 remains at logic 1.
This feature makes it possible to include the SPT7850 in
higher resolution systems.
EVALUATION BOARD
The EB7850 evaluation board is available to aid designers
in demonstrating the full performance of the SPT7850.
This board includes a reference circuit, clock driver circuit,
output data latches, and an on-board reconstruction of the
digital data. An application note describing the operation
of this board, as well as information on the testing of the
SPT7850, is also available. Contact the factory for price
and availability.
SPT7850
10
6/15/01
|
|
Share Link: 