datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ACE1001MT8X View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
ACE1001MT8X Datasheet PDF : 32 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
11.0 Brown-out/Low Battery Detect Circuit
The Brown-out Reset (BOR) and Low Battery Detect (LBD)
circuits on the ACEx microcontroller have been designed to offer
two types of voltage reference comparators. The sections below
will describe the functionality of both circuits.
11.1 Brown Out Reset
The Brown-out Reset (BOR) function is used to hold the device in
reset when VCC drops below a fixed threshold. While in reset, the
device is held in its initial condition until VCC rises above the
threshold value. Shortly after VCC rises above the threshold value,
an internal reset sequence is started. After the reset sequence, the
core fetches the first instruction and starts normal operation.
On the devices, the BOR should be used in situations when VCC
rises and falls slowly and in situations when VCC does not fall to zero
before rising back to operating range. The BOR can be thought of
as a supplement function to the Power-on Reset when VCC does not
fall below ~1.5V. The Power-on Reset circuit works best when VCC
starts from 0V and rises sharply. So in applications where VCC is not
constant, the BOR will give added device stability.
The BOR circuit must be enabled through the BOR enable bit (BOREN)
in the initialization register. The BOREN bit can only be set while the
device is in programming mode. Once set, the BOR will always be
powered-up enabled. Software cannot disable the BOR. The BOR can
only be disabled in programming mode by resetting the BOREN bit as
long as the global write protect (WDIS) feature is not enabled.
11.2 Low Battery Detect
The Low Battery Detect (LBD) circuit allows software to monitor
the VCC level at the lower voltage ranges. LBD has eight software
programmable voltage reference threshold levels ranging from
2.2V to 3.3V that can be changed on the fly. Once Vcc falls below
the selected threshold, the LBD flag in the LBD control register is
set. The LBD flag will hold its value until VCC rises above the
threshold. (See Figure 23)
The LBD bit is read only. If LBD is 0, it indicates that the VCC level
is higher than the selected threshold. If LBD is 1, it indicates that
the VCC level is below the selected threshold. The threshold level
can be adjusted up to eight levels using the three trim bits
(Bat_trim[2:0]) of the LBD control register. The LBD flag does not
cause any hardware actions or an interruption of the processor. It
is for software monitoring only.
The LBD function is disabled during HALT/IDLE mode. After
exiting HALT/IDLE, software must wait at lease 10µs before
reading the LBD bit to ensure that the internal circuit has stabi-
lized.
Figure 23: LBD Control Register Definition
Bit 7
Bit 6
Bat_trim[2:0]
Bit 5
Bit 4
0
Bit 3
X
Bat_trim[2]
0
0
0
0
1
1
1
1
Bat_trim[1]
0
0
1
1
0
0
1
1
Figure 24: BOR/LBD Block Diagram
Vcc
Bat_trim[0]
0
1
0
1
0
1
0
1
Bit 2
X
Bit 1
X
Voltage
Threshold
3.3
3.1
2.9
2.7
2.5
2.4
2.3
2.2
Bit 0
LBD
1.8V
2.2V
0
1
S
BLSEL12
Adjust Reference Voltage
7
6
5
4
12 See Figure 13 for information on BLSEL.
_
BOR
+
_
LBD
+
3
2
1
to RESET logic
LBD
0
Control
Register
26
ACE1001 Product Family Rev. B.1
www.fairchildsemi.com
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]