datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

74LVTH162244DLRG4 View Datasheet(PDF) - Texas Instruments

Part Name74LVTH162244DLRG4 TI
Texas Instruments TI
Description3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


74LVTH162244DLRG4 Datasheet PDF : 17 Pages
First Prev 11 12 13 14 15 16 17
DGG (R-PDSO-G**)
48 PINS SHOWN
0,50
48
0,27
0,08 M
0,17
25
MECHANICAL DATA
MTSS003D – JANUARY 1995 – REVISED JANUARY 1998
PLASTIC SMALL-OUTLINE PACKAGE
6,20 8,30
6,00 7,90
0,15 NOM
1
24
A
Gage Plane
0°– 8°
0,25
0,75
0,50
1,20 MAX
Seating Plane
0,15
0,05
0,10
PINS **
48
56
64
DIM
A MAX
12,60 14,10 17,10
A MIN
12,40 13,90 16,90
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
4040078 / F 12/97
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Direct download click here

The LVTH162244 devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs. The outputs, which are designed to source or sink up to 12 mA, include equivalent 22-Ω series resistors to reduce overshoot and undershoot.

FEATURES
• Members of the Texas Instruments Widebus™
   Family
• Output Ports Have Equivalent 22-Ω Series
   Resistors, So No External Resistors Are
   Required
• Support Mixed-Mode Signal Operation (5-V
   Input and Output Voltages With 3.3-V VCC)
• Support Unregulated Battery Operation Down
   to 2.7 V
• Typical VOLP (Output Ground Bounce) <0.8 V
   at VCC = 3.3 V, TA = 25°C
• Ioff and Power-Up 3-State Support Hot
   Insertion
• Bus Hold on Data Inputs Eliminates the Need
   for External Pullup/Pulldown Resistors
• Distributed VCC and GND Pins Minimize
   High-Speed Switching Noise
• Flow-Through Architecture Optimizes PCB
   Layout
• Latch-Up Performance Exceeds 500 mA Per
   JESD 17
• ESD Protection Exceeds JESD 22
   – 2000-V Human-Body Model (A114-A)
   – 200-V Machine Model (A115-A)

Share Link : TI

@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]