datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

SC1144 View Datasheet(PDF) - Semtech Corporation

Part Name
Description
View to exact match
SC1144 Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
PROGRAMMABLE, HIGH PERFORMANCE
MULTI-PHASE, PWM CONTROLLER
SC1144
Preliminary - August 24, 1999
PIN DESCRIPTION
Pin #
1
2
Pin Name
VCC 5V
Divsel
3
Clksel
4
Extclk
5
RREF
6
VID0(1)
7
VID1(1)
8
VID2(1)
9
VID3(1)
10
VID4(1)
11 OC+
12 OC-
13 COMP
14 FB
15
BGOUT
16 FBG
17 ENABLE
18 GND
19 DRV2
20 DRV0
21
VCC12V
22 DRV1
23 DRV3
24 OutV
Pin Function
Supply voltage input (5V nominal)
Connect to Gnd for four phase operation and to logic High for three Phase
operation.
Clock Select: Logic high selects internal clock. Logic low selects external
clock.
External Clock Input. The output frequency is determined by (Clock Input
Freq.)/4. Output freq.= (Clock Input)/4. Pull up to Vcc5v to select internal
clock.
Connects to external reference resistor. Sets the operating frequency of
the internal clock and the ramp time for the PWM. Reference voltage at
this pin is 2.05V. Trimmed to set 250µA at 8MHz.
Programming Input (LSB)
Programming Input
Programming Input
Programming Input
Programming Input (MSB)
Over current comparator. Non-Inverting input.
Over current comparator. Inverting input.
Compensation Pin. Compensation is acheived by connecting a capacitor in
series with a resistor between this pin and FBG. A 300k ohm resistor must
also be directly connected between this pin and FBG.
Feedback input connected to supply output.
Bandgap Reference Output. Output resistance=3kohm. Must be bypassed
with 4.7nf -100nf capacitor to FBG. This capacitor programs the soft start
time.
Feedback Ground. This pin must be connected to return side of output
caps. This pin is floating, (within one diode drop of GND pin).
Connects to 5V to enable. Connect to GND to disable entire device.
Ground Pin
Phase 2 output
Phase 0 output
Supply voltage for the FET Drivers/DRV0-3
Phase 1 output
Phase 3 output
Sets the maximum DRV0-3 drive voltage in order to reduce switching
losses in the external MOSFETs.
NOTE: (1) All logic inputs and outputs are open collector TTL compatible.
The SC1144 is patent pending
© 1999 SEMTECH CORP.
4
652 MITCHELL ROAD NEWBURY PARK CA 91320
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]