datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

S3C2400 View Datasheet(PDF) - Samsung

Part Name
Description
View to exact match
S3C2400 Datasheet PDF : 488 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
S3C2400X01 RISC MICROPROCESSOR
PROGRAMMER'S MODEL
Software Interrupt
The software interrupt instruction (SWI) is used for entering Supervisor mode, usually to request a particular
supervisor function. A SWI handler should return by executing the following irrespective of the state (ARM or Thumb):
MOV
PC,R14_svc
This restores the PC and CPSR, and returns to the instruction following the SWI.
NOTE
nFIQ, nIRQ, ISYNC, LOCK, BIGEND, and ABORT pins exist only in the ARM920T CPU core.
Undefined Instruction
When ARM920T comes across an instruction which it cannot handle, it takes the undefined instruction trap. This
mechanism may be used to extend either the THUMB or ARM instruction set by software emulation.
After emulating the failed instruction, the trap handler should execute the following irrespective of the state (ARM or
Thumb):
MOVS
PC,R14_und
This restores the CPSR and returns to the instruction following the undefined instruction.
Exception Vectors
The following table shows the exception vector addresses.
Address
0x00000000
0x00000004
0x00000008
0x0000000C
0x00000010
0x00000014
0x00000018
0x0000001C
Table 2-3. Exception Vectors
Exception
Reset
Undefined instruction
Software Interrupt
Abort (prefetch)
Abort (data)
Reserved
IRQ
FIQ
Mode in Entry
Supervisor
Undefined
Supervisor
Abort
Abort
Reserved
IRQ
FIQ
2-13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]