MTV212MS64 View Datasheet(PDF) - Myson Century Inc

Part Name

Description

View to exact match

MTV212MS64

8051 Embedded Monitor Controller MTP Type

Myson Century Inc 

MYSON

TECHNOLOGY

MTV212M64

(Rev. 1.2)

TX0I = 1

RsmI = 1

→ Endpoint 0 has completed a transmit transfer and empty TX0FIFO.

→ Indicates the USB bus RESUME condition in suspend mode.

INTEN (w) : Interrupt enable.

EUrstI = 1 → Enable USBrstI interrupt.

ERC0I = 1 → Enable RC0I interrupt.

ETX1I = 1 → Enable TX1I interrupt.

ETX0I = 1 → Enable TX0I interrupt.

ERsmI = 1 → Enable RsmI interrupt.

EP0STUS (r) : Endpoint 0 status.

RC0tgl = 1 → Receive a DATA1 packet.

= 0 → Receive a DATA0 packet.

RC0err = 1 → Receive DATA packet error.

= 0 → Receive DATA packet good.

EP0dir = 1 → Last transfer is transmit direction (IN).

= 0 → Last transfer is receive direction (OUT, SETUP).

EP0set = 1 → Last transfer is a SETUP.

= 0 → Last transfer is not a SETUP.

RC0cnt :

Last transfer's receive byte count.

USBCTR (r/w) : USB control register.

Susp = 1 → S/W force USB interface into suspend mode.

RsmO = 1 → S/W force USB interface into send RESUME signal in suspend mode.

EP1cfgd = 1 → Endpoint 1 is configed.

RC0nak = 1 → Endpoint 0 will respond NAK to OUT token.

CtrRD = 1 → MTV212M will stall a invalid OUT token during Control Read transfer.

USBactv = 1 → MTV212M detects USB bus activity, clear by S/W writing "0".

TX0CTR (r/w) : Endpoint 0 transmit control register.

TX0rdy = 1 → Enable the Endpoint 0 to respond to IN token.

= 0 → Endpoint 0 will respond NAK to IN token.

This bit can be set or cleared by S/W, clear by H/W while Host acknowledge the transfer.

TX0tgl = 1 → Endpoint 0 will transmit DATA1 packet.

= 0 → Endpoint 0 will transmit DATA0 packet.

EP0stall = 1 → Endpoint 0 will stall OUT/IN packet.

TX0cnt :

Endpoint 0 transmit byte count, write only.

TX1CTR (r/w) : Endpoint 1 transmit control register.

TX1rdy = 1 → Enable the Endpoint 1 to respond to IN token.

= 0 → Endpoint 1 will respond NAK to IN token.

This bit can be set or cleared by S/W, clear by H/W while Host acknowledge the transfer.

TX1tgl = 1 → Endpoint 1 will transmit DATA1 packet.

= 0 → Endpoint 1 will transmit DATA0 packet.

EP1stall = 1 → Endpoint 1 will stall IN packet.

TX1cnt :

Endpoint 1 transmit byte count, write only.

RC0FIFO (r) : Endpoint 0 receive FIFO registers.

TX0FIFO (w) : Endpoint 0 transmit FIFO registers.

TX1FIFO (w) : Endpoint 1 transmit FIFO registers.

Revision 1.2

- 21 -

2000/07/04

Share Link: