PT7C4337 View Datasheet(PDF) - Unspecified

Part Name

Description

View to exact match

PT7C4337

Real-time Clock Module (I2C Bus)

Unspecified 

Data Sheet

PT7C4337

Real-time Clock Module (I2C Bus)

|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||

Slave Address

The I2C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin,

slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device

responds to this communication only when the specified slave address it has received matches its own slave address.

Slave addresses have a fixed length of 7 bits. See table for the details.

An R/W bit is added to each 7-bit slave address during 8-bit transfers.

Table

Operation

Slave address

Transfer data

bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1

R / W bit

bit 0

Read

Write

D1 h

1

1

0

1

0

0

0

D0 h

1 (= Read)

0 (= Write)

I2C Bus’s Basic Transfer Format

S Start indication

P Stop indication

A RTC Acknowledge

Sr Restart indication

A Master Acknowledge

1) Write via I2C bus

S

Slave address (7 bits)

write A

11 0 1 00 0 0

Addr. setting

Start

Slave address + write specification

A

C Address

K Specifies the write start address.

A bit bit bit bit bit bit bit bit A P

76543210

A

C Write data

K

A Stop

C

K

PT0205(02/07)

17

Ver: 1

Share Link: