datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

PM8315 View Datasheet(PDF) - PMC-Sierra

Part Name
Description
View to exact match
PM8315 Datasheet PDF : 330 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STANDARD PRODUCT
DATASHEET
PMC-1981125
ISSUE 7
PM8315 TEMUX
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
FIGURE 62 - TELECOM DROP BUS TIMING - STS-1 SPES / AU3 VCS.... 253
FIGURE 63 - TELECOM DROP BUS TIMING - LOCKED STS-1
SPES / AU3 VCS....................................................................... 254
FIGURE 64 - TELECOM DROP BUS TIMING - AU4 VC.............................. 255
FIGURE 65 - OUTPUT BUS TIMING - LOCKED STS-1 SPES / AU3 VCS.. 256
FIGURE 66 - OUTPUT BUS TIMING - LOCKED AU4 VC CASE ................. 257
FIGURE 67 - REMOTE SERIAL ALARM PORT TIMING.............................. 258
FIGURE 68 - SBI DROP BUS T1/E1 FUNCTIONAL TIMING ....................... 259
FIGURE 69 - SBI DROP BUS DS3 FUNCTIONAL TIMING ......................... 259
FIGURE 70 - SBI ADD BUS JUSTIFICATION REQUEST FUNCTIONAL
TIMING...................................................................................... 260
FIGURE 71 - EGRESS 8.192 MBPS H-MVIP LINK TIMING ........................ 261
FIGURE 72 - INGRESS 8.192 MBPS H-MVIP LINK TIMING ....................... 261
FIGURE 73 - T1 EGRESS INTERFACE CLOCK MASTER: NXCHANNEL
MODE........................................................................................ 262
FIGURE 74 - E1 EGRESS INTERFACE CLOCK MASTER : NXCHANNEL
MODE........................................................................................ 262
FIGURE 75 - T1 AND E1 EGRESS INTERFACE CLOCK MASTER: CLEAR
CHANNEL MODE...................................................................... 263
FIGURE 76 - T1 EGRESS INTERFACE CLOCK SLAVE: EFP ENABLED
MODE........................................................................................ 263
FIGURE 77 - E1 EGRESS INTERFACE CLOCK SLAVE : EFP ENABLED
MODE........................................................................................ 263
FIGURE 78 - T1 EGRESS INTERFACE CLOCK SLAVE: EXTERNAL
SIGNALING MODE ................................................................... 264
FIGURE 79 - E1 EGRESS INTERFACE CLOCK SLAVE : EXTERNAL
SIGNALING MODE ................................................................... 264
PROPRIETARY AND CONFIDENTIAL
viii
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]